S43LR32100C Search Results

Untitled

Abstract: No abstract text available
Text: I S43LR32100C Advanced Information 512K x 32Bits x 2Banks Mobile DDR SDRAM Description The S43LR32100C is 33,554,432 bits CMOS Mobile Double Data Rate Synchronous DRAM organized as 2 banks of 524,288 words x 32 bits. This product uses a double-data-rate architecture to achieve high-speed operation. The double data rate architecture is essentially a 2N