|
SN74F112NE4
|
|
Texas Instruments
|
Dual J-K Negative-Edge-Triggered Flip-Flop With Clear And Preset 16-PDIP 0 to 70 |
|
|
|
SN74F112N
|
|
Texas Instruments
|
Dual J-K Negative-Edge-Triggered Flip-Flop With Clear And Preset 16-PDIP 0 to 70 |
|
|
|
SN74F112NSR
|
|
Texas Instruments
|
Dual J-K Negative-Edge-Triggered Flip-Flop With Clear And Preset 16-SO 0 to 70 |
|
|
|
SN74HC112N
|
|
Texas Instruments
|
Dual J-K Negative-Edge-Triggered Flip-Flops With Clear and Preset 16-PDIP -40 to 85 |
|
|
|
CD74HC112NSR
|
|
Texas Instruments
|
High Speed CMOS Logic Dual Negative-Edge-Triggered J-K Flip-Flops with Set and Reset 16-SO -55 to 125 |
|
|
