MS-001
Abstract: No abstract text available
Text: MECHANICAL MPDI002C – JANUARY 1995 – REVISED DECEMBER 20002 N R-PDIP-T* PLASTIC DUAL-IN-LINE PACKAGE 16 PINS SHOWN PINS * 14 16 18 20 A MAX 0.775 (19,69) 0.775 (19,69) 0.920 (23,37) 1.060 (26,92) A MIN 0.745 (18,92) 0.745 (18,92) 0.850 (21,59) 0.940
|
Original
|
MPDI002C
MS-100
MS-001
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Data sheet acquired from Harris Semiconductor SCHS097C – Revised July 2003 The CD40106B types are supplied in 14-lead hermetic dual-in-line ceramic packages F3A suffix , 14-lead dual-in-line plastic packages (E suffix), 14-lead small-outline packages (M, M96,
|
Original
|
SCHS097C
CD40106B
14-lead
MPDI002C
|
PDF
|
MC14538
Abstract: No abstract text available
Text: Data sheet acquired from Harris Semiconductor SCHS093B – Revised June 2003 The CD14538B is interchangeable with type MC14538 and is similar to and pin-compatible with the CD4098B* and CD4538B. It can replace the CD4538B which type is not recommended for new
|
Original
|
SCHS093B
CD14538B
MC14538
CD4098B*
CD4538B.
CD4538B
16-lead
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN54HC640, SN74HC640 OCTAL BUS TRANSCEIVERS WITH 3ĆSTATE OUTPUTS SCLS303C – JANUARY 1996 – REVISED DECEMBER 2002 D Wide Operating Voltage Range of 2 V to 6 V D High-Current 3-State Outputs Can Drive Up D D D D To 15 LSTTL Loads D Low Power Consumption, 80-µA Max ICC
|
Original
|
SCLS303C
SN54HC640,
SN74HC640
SN54HC640
SN74HC640
|
PDF
|
HA595
Abstract: No abstract text available
Text: SN54AHC595, SN74AHC595 8ĆBIT SHIFT REGISTERS WITH 3ĆSTATE OUTPUT REGISTERS SCLS373G − MAY 1997 − REVISED SEPTEMBER 2003 QB QC QD QE QF QG QH GND description/ordering information The ’AHC595 devices contain an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type
|
Original
|
SN54AHC595,
SN74AHC595
SCLS373G
000-V
A114-A)
A115-A)
SN54AHC595
SN74AHC595
AHC595
HA595
|
PDF
|
Untitled
Abstract: No abstract text available
Text: [ /Title CD74 HC75, CD74 HCT75 /Subject (Dual 2-Bit Bistabl e CD54/74HC75, CD54/74HCT75 Data sheet acquired from Harris Semiconductor SCHS135D Dual 2-Bit Bistable Transparent Latch March 1998 - Revised January 2003 Features latches. Each one of the 2-bit latches is controlled by
|
Original
|
CD54/74HC75,
CD54/74HCT75
SCHS135D
HCT75
|
PDF
|
Untitled
Abstract: No abstract text available
Text: [ /Title CD74 HC4016 /Subject (HighSpeed CMOS Logic Quad Bilat- CD74HC4016 Data sheet acquired from Harris Semiconductor SCHS199B High-Speed CMOS Logic Quad Bilateral Switch February 1998 - Revised October 2003 Features Description • Wide Analog-Input-Voltage Range . . . . . . . . . 0V to 10V
|
Original
|
CD74HC4016
SCHS199B
CD74HC4016
HC4016
|
PDF
|
Untitled
Abstract: No abstract text available
Text: [ /Title CD74 HC257 , CD74 HCT25 7 /Subject (High Speed CMOS Logic Quad 2-Input Multiplexer CD54HC257, CD74HC257, CD54HCT257, CD74HCT257 Data sheet acquired from Harris Semiconductor SCHS171C November 1997 - Revised July 2003 High-Speed CMOS Logic Quad 2-Input
|
Original
|
CD54HC257,
CD74HC257,
CD54HCT257,
CD74HCT257
SCHS171C
HC257
HCT25
|
PDF
|
ha573
Abstract: AHC573 SN54AHC573 SN74AHC573 SN74AHC573DBR SN74AHC573DW SN74AHC573DWR SN74AHC573N SN74AHC573NSR SN74AHC573PW
Text: SN54AHC573, SN74AHC573 OCTAL TRANSPARENT DĆTYPE LATCHES WITH 3ĆSTATE OUTPUTS SCLS242K − OCTOBER 1995 − REVISED JANUARY 2004 D Operating Range 2-V to 5.5-V VCC D 3-State Outputs Directly Drive Bus Lines D Latch-Up Performance Exceeds 250 mA Per SN54AHC573 . . . J OR W PACKAGE
|
Original
|
SN54AHC573,
SN74AHC573
SCLS242K
SN54AHC573
AHC573
16plifiers
ha573
SN54AHC573
SN74AHC573
SN74AHC573DBR
SN74AHC573DW
SN74AHC573DWR
SN74AHC573N
SN74AHC573NSR
SN74AHC573PW
|
PDF
|
TL072CP PIN DIAGRAM
Abstract: equivalent tl072cp TL074MJ tl071 datasheet tl072 equivalent TL072MJG TL071 PIN DIAGRAM TL074 TL074M TL071A
Text: TL071, TL071A, TL071B, TL072 TL072A, TL072B, TL074, TL074A, TL074B LOWĆNOISE JFETĆINPUT OPERATIONAL AMPLIFIERS SLOS080G − SEPTEMBER 1978 − REVISED SEPTEMBER 2003 D Low Power Consumption D Wide Common-Mode and Differential Voltage Ranges D Low Input Bias and Offset Currents
|
Original
|
TL071,
TL071A,
TL071B,
TL072
TL072A,
TL072B,
TL074,
TL074A,
TL074B
SLOS080G
TL072CP PIN DIAGRAM
equivalent tl072cp
TL074MJ
tl071 datasheet
tl072 equivalent
TL072MJG
TL071 PIN DIAGRAM
TL074
TL074M
TL071A
|
PDF
|
LC244A
Abstract: lc244 SN74LVC244APW A115-A C101 SN74LVC244A SN74LVC244AN SN74LVC244ARGYR
Text: SN74LVC244A OCTAL BUFFER/DRIVER WITH 3ĆSTATE OUTPUTS SCAS414V − NOVEMBER 1992 − REVISED JANUARY 2004 D D 20 2 19 3 18 4 17 5 16 6 15 7 14 8 13 9 12 10 11 VCC 2OE 1Y1 2A4 1Y2 2A3 1Y3 2A2 1Y4 2A1 RGY PACKAGE TOP VIEW 1A1 2Y4 1A2 2Y3 1A3 2Y2 1A4 2Y1 description/ordering information
|
Original
|
SN74LVC244A
SCAS414V
SN74LVC244A
LC244A
lc244
SN74LVC244APW
A115-A
C101
SN74LVC244AN
SN74LVC244ARGYR
|
PDF
|
CD54
Abstract: CD54HC4538 CD54HCT4538 CD74HC4538 CD74HCT4538 HC4538
Text: [ /Title CD54 HC453 8, CD74 HC453 8, CD74 HCT45 38 /Subject (High Speed CMOS Logic CD54HC4538, CD74HC4538, CD54HCT4538, CD74HCT4538 Data sheet acquired from Harris Semiconductor SCHS123E June 1998 - Revised October 2003 High-Speed CMOS Logic Dual Retriggerable
|
Original
|
HC453
HCT45
CD54HC4538,
CD74HC4538,
CD54HCT4538,
CD74HCT4538
SCHS123E
HC4538
HCT4538
CD54
CD54HC4538
CD54HCT4538
CD74HC4538
CD74HCT4538
HC4538
|
PDF
|
SN54HC126
Abstract: SN74HC126 SN74HC126D SN74HC126DBR SN74HC126DR SN74HC126N SN74HC126NSR SN74HC126PW SN74HC126PWR
Text: SN54HC126, SN74HC126 QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS SCLS103D – MARCH 1984 – REVISED DECEMBER 2002 D D D D D D Wide Operating Voltage Range of 2 V to 6 V High-Current 3-State Outputs Interface Directly With System Bus or Can Drive Up To 15 LSTTL Loads
|
Original
|
SN54HC126,
SN74HC126
SCLS103D
SN54HC126
SN54HC126
SN74HC126
SN74HC126D
SN74HC126DBR
SN74HC126DR
SN74HC126N
SN74HC126NSR
SN74HC126PW
SN74HC126PWR
|
PDF
|
SN54ALS11A
Abstract: SN54AS11 SN74ALS11A SN74ALS11AD SN74ALS11ADR SN74ALS11AN SN74AS11 SN74AS11D SN74AS11N
Text: SN54ALS11A, SN54AS11, SN74ALS11A, SN74AS11 TRIPLE 3-INPUT POSITIVE-AND GATES SDAS009D – MARCH 1984 – REVISED NOVEMBER 2002 4.5-V to 5.5-V VCC Operation Max tpd of 5.5 ns at 5 V SN54ALS11A, . . . J OR W PACKAGE SN54AS11 . . . J PACKAGE SN74ALS11A, SN74AS11 . . . D, N, OR NS PACKAGE
|
Original
|
SN54ALS11A,
SN54AS11,
SN74ALS11A,
SN74AS11
SDAS009D
SN54AS11
SN54ALS11A
SN54AS11
SN74ALS11A
SN74ALS11AD
SN74ALS11ADR
SN74ALS11AN
SN74AS11
SN74AS11D
SN74AS11N
|
PDF
|
|
A115-A
Abstract: AHCT594 C101 SN54AHCT594 SN74AHCT594
Text: SN54AHCT594, SN74AHCT594 8-BIT SHIFT REGISTERS WITH OUTPUT REGISTERS SCLS417F – JUNE 1998 – REVISED NOVEMBER 2002 D D 1 16 2 15 3 14 4 13 5 12 6 11 7 10 8 9 VCC QA SER RCLR RCLK SRCLK SRCLR QH′ SN54AHCT594 . . . FK PACKAGE TOP VIEW QC QB description/ordering information
|
Original
|
SN54AHCT594,
SN74AHCT594
SCLS417F
SN54AHCT594
AHCT594
A115-A
C101
SN54AHCT594
SN74AHCT594
|
PDF
|
HCT4351
Abstract: CD54HC4351 CD54HC4351F3A CD74HC4351 CD74HC4352 CD74HCT4351 HC4052
Text: [ /Title CD74 HC435 1, CD74 HCT43 51, CD74 HC435 2 /Subject (High Speed CMOS Logic Analog Multiplexers/De multiplexers with Latch) /Autho r () /Keywords (High Speed CMOS Logic CD54HC4351, CD74HC4351, CD74HCT4351, CD74HC4352 Data sheet acquired from Harris Semiconductor
|
Original
|
HC435
HCT43
CD54HC4351,
CD74HC4351,
CD74HCT4351,
CD74HC4352
SCHS213B
HCT4351
CD54HC4351
CD54HC4351F3A
CD74HC4351
CD74HC4352
CD74HCT4351
HC4052
|
PDF
|
CD54HC243
Abstract: CD54HC243F3A CD54HCT243 CD54HCT243F3A CD74HC243 CD74HCT243
Text: [ /Title CD74 HCT24 2, CD74 HC243 , CD74 HCT24 3 /Subject (High Speed CMOS Logic Quad- Data sheet acquired from Harris Semiconductor SCHS168C November 1997 - Revised May 2003 CD54HC243, CD74HC243, CD54HCT243, CD74HCT243 High-Speed CMOS Logic Quad-Bus Transceiver with Three-State Outputs
|
Original
|
HCT24
HC243
SCHS168C
CD54HC243,
CD74HC243,
CD54HCT243,
CD74HCT243
HC243
HCT243
CD54HC243
CD54HC243F3A
CD54HCT243
CD54HCT243F3A
CD74HC243
CD74HCT243
|
PDF
|
CD54HC158
Abstract: CD74HC158 HC157 HC158
Text: [ /Title CD74H C157, CD74H CT157, CD74H C158, CD74H CT158 /Subject (High Speed The CD54HC158 and CD74HC158 are obsolete and no longer are supplied. CD54/74HC157, CD54/74HCT157, CD54/74HC158, CD54/74HCT158 Data sheet acquired from Harris Semiconductor SCHS153B
|
Original
|
CD74H
CT157,
CT158)
CD54HC158
CD74HC158
CD54/74HC157,
CD54/74HCT157,
HC157
HC158
|
PDF
|
ht245
Abstract: SN54HCT245 SN74HCT245 SN74HCT245DBR SN74HCT245DW SN74HCT245DWR SN74HCT245N SN74HCT245NSR SN74HCT245PW SN74HCT245PWR
Text: SN54HCT245, SN74HCT245 OCTAL BUS TRANSCEIVERS WITH 3ĆSTATE OUTPUTS SCLS020D – MARCH 1984 – REVISED DECEMBER 2002 D Operating Voltage Range of 4.5 V to 5.5 V D High-Current 3-State Outputs Drive Bus D D D D D SN54HCT245 . . . J OR W PACKAGE SN74HCT245 . . . DB, DW, N, NS, OR PW PACKAGE
|
Original
|
SN54HCT245,
SN74HCT245
SCLS020D
SN54HCT245
ht245
SN54HCT245
SN74HCT245
SN74HCT245DBR
SN74HCT245DW
SN74HCT245DWR
SN74HCT245N
SN74HCT245NSR
SN74HCT245PW
SN74HCT245PWR
|
PDF
|
HCT273
Abstract: SN54HCT377 SN74HCT377 SN74HCT377DW SN74HCT377DWR SN74HCT377N SNJ54HCT377J SNJ54HCT377W
Text: SN54HCT377, SN74HCT377 OCTAL D-TYPE FLIP-FLOPS WITH CLOCK ENABLE SCLS067D – NOVEMBER 1988 – REVISED MARCH 2003 D D D D D D D D Operating Voltage Range of 4.5 V to 5.5 V Outputs Can Drive Up To 10 LSTTL Loads Low Power Consumption, 80-µA Max ICC Typical tpd = 12 ns
|
Original
|
SN54HCT377,
SN74HCT377
SCLS067D
SN54HCT377
HCT273
SN54HCT377
SN74HCT377
SN74HCT377DW
SN74HCT377DWR
SN74HCT377N
SNJ54HCT377J
SNJ54HCT377W
|
PDF
|
HC11
Abstract: SN54HC11 SN74HC11 SN74HC11D SN74HC11DBR SN74HC11DR SN74HC11N SN74HC11NSR SN74HC11PW
Text: SN54HC11, SN74HC11 TRIPLE 3ĆINPUT POSITIVEĆAND GATES SCLS084C – DECEMBER 1982 – REVISED NOVEMBER 2002 D Wide Operating Voltage Range of 2 V to 6 V D Outputs Can Drive Up to 10 LSTTL Loads D Low Power Consumption, 20-µA Max ICC D Typical tpd = 8 ns D ±4-mA Output Drive at 5 V
|
Original
|
SN54HC11,
SN74HC11
SCLS084C
SN54HC11
HC11
SN54HC11
SN74HC11
SN74HC11D
SN74HC11DBR
SN74HC11DR
SN74HC11N
SN74HC11NSR
SN74HC11PW
|
PDF
|
hc273
Abstract: SN54HC273 SN74HC273 SN74HC273DBR SN74HC273DW SN74HC273DWR SN74HC273N SN74HC273NSR SN74HC273PW SN74HC273PWR
Text: SN54HC273, SN74HC273 OCTAL D-TYPE FLIP-FLOPS WITH CLEAR SCLS136C – DECEMBER 1982 – REVISED DECEMBER 2002 D Wide Operating Voltage Range of 2 V to 6 V Outputs Can Drive Up To 10 LSTTL Loads Low Power Consumption, 80-µA Max ICC Typical tpd = 12 ns ±4-mA Output Drive at 5 V
|
Original
|
SN54HC273,
SN74HC273
SCLS136C
SN54HC273
hc273
SN54HC273
SN74HC273
SN74HC273DBR
SN74HC273DW
SN74HC273DWR
SN74HC273N
SN74HC273NSR
SN74HC273PW
SN74HC273PWR
|
PDF
|
HCT139
Abstract: CD4556B CD54HC139 CD54HC139F3A CD54HCT139 CD54HCT139F3A CD74HC139 CD74HCT139 HC139
Text: [ /Title CD74 HC139 , CD74 HCT13 9 /Subject (High Speed CMOS Logic Dual 2-to-4 Line Decod CD54HC139, CD74HC139, CD54HCT139, CD74HCT139 Data sheet acquired from Harris Semiconductor SCHS148C High-Speed CMOS Logic Dual 2- to 4-Line Decoder/Demultiplexer September 1997 - Revised May 2003
|
Original
|
HC139
HCT13
CD54HC139,
CD74HC139,
CD54HCT139,
CD74HCT139
SCHS148C
HCT139
CD4556B
CD54HC139
CD54HC139F3A
CD54HCT139
CD54HCT139F3A
CD74HC139
CD74HCT139
HC139
|
PDF
|
HC367
Abstract: SN54HC367 SN74HC367 SN74HC367D SN74HC367DR SN74HC367N SN74HC367NSR SN74HC367PWR SNJ54HC367J
Text: SN54HC367, SN74HC367 HEX BUFFERS AND LINE DRIVERS WITH 3ĆSTATE OUTPUTS SCLS309C – JANUARY 1996 – REVISED DECEMBER 2002 D Wide Operating Voltage Range of 2 V to 6 V D High-Current 3-State Outputs Drive Bus D D D D D SN54HC367 . . . J OR W PACKAGE SN74HC367 . . . D, N, NS, OR PW PACKAGE
|
Original
|
SN54HC367,
SN74HC367
SCLS309C
SN54HC367
HC367
SN54HC367
SN74HC367
SN74HC367D
SN74HC367DR
SN74HC367N
SN74HC367NSR
SN74HC367PWR
SNJ54HC367J
|
PDF
|