MC68377
Abstract: TDL 9921 UPC 1182 H F420 PH 77 d1715 FA58 MC68300 MC68332 MCR 100-6 P eeprom programmer schematic diagram
Text: Freescale Semiconductor, Inc. Freescale Semiconductor, Inc. MC68377 Reference Manual Revised 15 October 2000 Click here for information on how to use the Acrobat full-text Search function. Click here to go to Table of Contents Click here to go to List of Figures
|
Original
|
MC68377
CPU32x
MC68377
TDL 9921
UPC 1182 H
F420 PH 77
d1715
FA58
MC68300
MC68332
MCR 100-6 P
eeprom programmer schematic diagram
|
PDF
|
circuit diagram of queuing with seven segment
Abstract: CCW15 101ZZ MC68377 8127 ANX11 ANX8 detector mq2 MC14051 QADC64
Text: SECTION 8 QUEUED ANALOG-TO-DIGITAL CONVERTER MODULE-64 MC68377 includes one independent queued analog-to-digital converter QADC64 module. 8.1 Overview The QADC64 modules consist of an analog front-end and a digital control subsystem, which includes an intermodule bus (IMB3) interface block. Refer to Figure 8-1.
|
Original
|
MODULE-64
MC68377
QADC64)
QADC64
ANX14
MC68377
circuit diagram of queuing with seven segment
CCW15
101ZZ
8127
ANX11
ANX8
detector mq2
MC14051
|
PDF
|
MC68377
Abstract: CPU32RM TPURM TPULITPAK QSMRM MC68332 MC68332UM/AD
Text: PREFACE This manual describes the capabilities, operation, and functions of the MC68377 microcontroller unit. Documentation for the modular microcontroller family follows the modular construction of the devices in the product line. Each device has a comprehensive user’s manual which provides sufficient information for normal operation of the
|
Original
|
MC68377
MC68377.
MC68377
CPU32RM
TPURM TPULITPAK
QSMRM
MC68332
MC68332UM/AD
|
PDF
|
MC68377
Abstract: FA80 J1939 J2284 MB14 basic stamp debug message
Text: SECTION 10 CAN 2.0B CONTROLLER MODULE TouCAN 10.1 Overview MC68377 contains one CAN 2.0B controller module (TouCAN™). The TouCAN is a communication controller that implements the controller area network (CAN) protocol, an asynchronous communications protocol used in automotive and industrial control
|
Original
|
MC68377
MC68377
FA80
J1939
J2284
MB14
basic stamp debug message
|
PDF
|
QSMA
Abstract: f7103 ir334 FA58 Power H-Bridge Schematic Bim Date Sheet display graphic hitachi FREE DOWNLOAD F7103 D-10 D-12
Text: MC68377 REFERENCE MANUAL Revised 15 October 2000 MC68377 REFERENCE MANUAL Revised 15 October 2000 Paragraph Number TABLE OF CONTENTS Page Number PREFACE Section 1 OVERVIEW 1.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-1
|
Original
|
MC68377
Index-12
QSMA
f7103
ir334
FA58
Power H-Bridge Schematic
Bim Date Sheet
display graphic hitachi
FREE DOWNLOAD F7103
D-10
D-12
|
PDF
|
QSMA
Abstract: MC68377 D7A-1 J1850 MC68000 MC68300 MC68332 QADC64
Text: SECTION 1 OVERVIEW 1.1 Introduction The MC68377 is a member of the MC68300 family of modular microcontrollers. This family includes a series of modules from which numerous microcontrollers MCUs are being assembled. These modules are connected on-chip via the inter-module bus
|
Original
|
MC68377
MC68300
MC68000
CPU32X)
32-Kbyte
16-Kbyte
10-bit
QSMA
D7A-1
J1850
MC68332
QADC64
|
PDF
|
F7103
Abstract: uPC 1185 FA58 MARK M2W MC68300 MC68332 MC68377 103 csk
Text: Freescale Semiconductor, Inc. Freescale Semiconductor, Inc. MC68377 Reference Manual Revised 15 October 2000 Click here for information on how to use the Acrobat full-text Search function. Click here to go to Table of Contents Click here to go to List of Figures
|
Original
|
MC68377
CPU32x
MC68377
F7103
uPC 1185
FA58
MARK M2W
MC68300
MC68332
103 csk
|
PDF
|
F844
Abstract: Static Random Access Memory SRAM F848 power transistor array F840 F84A F852 MC68377 memory sram
Text: SECTION 12 STATIC RANDOM ACCESS MEMORY SRAM 12.1 Introduction This SRAM module is a fast access (two clocks) general purpose 8 Kbytes (8,192 bytes) static RAM (SRAM) for the MCU and is accessed via the IMB3. In addition there is 2 Kbytes (configured as four blocks of 512 bytes each) of patch static RAM. These
|
Original
|
512-byte
512byte
MC68377
F844
Static Random Access Memory SRAM
F848
power transistor array
F840
F84A
F852
MC68377
memory sram
|
PDF
|
F98F
Abstract: MC68377 F54F QADC64 F53F f758 f722 f808 16X16 fa78
Text: APPENDIX A INTERNAL MEMORY MAP The tables below use the following notations. In the Access column: S = Supervisor Access Only U = User Access T = Test Access In the Reset column: A = Affected by RESET U = Unchanged X = Unknown The codes in the Reset column indicate which reset has an effect on register values.
|
Original
|
QADC64
MC68377
F98F
MC68377
F54F
QADC64
F53F
f758
f722
f808
16X16
fa78
|
PDF
|
MC68377
Abstract: FA04 FA12
Text: SECTION 3 BURST INTEGRATION MODULE BIM 3.1 Introduction 3.1.1 Features The burst integration module (BIM) provides two-fold improvement in instruction bandwidth, as compared to previous integration modules, by utilizing a synchronous burst protocol. BIM applications also realize decreased memory costs due to a nearly onehalf clock speed improvement in memory access timing.
|
Original
|
MC68377
MC68377
FA04
FA12
|
PDF
|
tx2 1116
Abstract: MC68377 BUFFER FIFO motorola 114-8 F600 F602 F606 F607 F608 J1850
Text: SECTION 11 DATA LINK CONTROLLER MODULE DLCMD2 11.1 Scope This document contains data for the data link controller digital module (DLCMD2). This module is based on the IMB DLCMD module, but has several feature enhancements including those required for the IMB3. The primary purpose of this document is to form
|
Original
|
J1850
MC68377
tx2 1116
MC68377
BUFFER FIFO
motorola 114-8
F600
F602
F606
F607
F608
|
PDF
|
DUAL-PORT STATIC RAM
Abstract: MC68377
Text: SECTION 6 DUAL-PORT TPU RAM DPTRAM 6.1 Introduction The dual-port RAM module with TPU microcode storage support (DPTRAM) consists of a control register block and a 6-Kbyte array of static RAM, which can be used either as a microcode storage for TPU or as a general-purpose memory.
|
Original
|
MC68377
MC68377
DUAL-PORT STATIC RAM
|
PDF
|
MC68377
Abstract: 122B BAA123
Text: APPENDIX E ELECTRICAL AND AC CHARACTERISTICS E.1 Absolute Maximum Ratings Table E-1 Maximum Ratings VSS = 0 V Rating Symbol VDDI, V DD3, V DDDPTRAM, VSTBY Value Unit -0.3 to + 4.0 V VDDSYN -0.3 to 4.0 V QADC Supply Voltage VDDA -0.3 to 6.0 V 5-V Supply Voltage
|
Original
|
Voltage10
MC68377
MC68377
122B
BAA123
|
PDF
|
A23n
Abstract: F610 F612 MC68377 F6C6
Text: SECTION 4 FASRAM This document describes the fast access standby random access memory FASRAM , an intermodule bus 3 (IMB3) module, designed to be the memory of a system in the modular embedded controller family of modular microcontrollers from Motorola. This
|
Original
|
CPU32X;
MC68377
A23n
F610
F612
MC68377
F6C6
|
PDF
|
|
MC68377
Abstract: F804 F808 F81E Motorola 514
Text: SECTION 5 TIME PROCESSOR UNIT 3 There are two time processor unit 3’s TPU3 . This enhanced version of the original TPU is an intelligent, semi-autonomous microcontroller designed for timing control. The TPU3 is fully compatible to the TPU2. Operating simultaneously with the CPU, the
|
Original
|
MC68377
MC68377
F804
F808
F81E
Motorola 514
|
PDF
|
MC68377
Abstract: D-10 D-12 D-16 TPUPN04 0x80A
Text: APPENDIX D TPU ROM FUNCTIONS The following pages provide brief descriptions of the pre-programmed functions in the TPU3. For detailed descriptions, refer to the programming note for the individual function. Please refer to Motorola’s TPU Literature Package, TPULITPAK/D, for the
|
Original
|
MC68377.
MC68377
MC68377
D-10
D-12
D-16
TPUPN04
0x80A
|
PDF
|
motorola 747
Abstract: MOTOROLA 739 F400 F402 F40A F410 MC68377 FD1F f41E
Text: SECTION 7 QUEUED SERIAL MODULE The queued serial module QSM provides the microcontroller unit (MCU) with two serial communication interfaces divided into two submodules: the queued serial peripheral interface (QSPI) and the serial communications interface (SCI).
|
Original
|
MC68377
motorola 747
MOTOROLA 739
F400
F402
F40A
F410
MC68377
FD1F
f41E
|
PDF
|
microsequencer
Abstract: CORE i3 ARCHITECTURE MC68377 pipeline in core i3 IR 30 D1
Text: SECTION 2 CPU32X This document describes the modifications of the CPU32 to create the CPU32X. 2.1 Features The CPU32X is greater than two times faster at the same external clock rate than the CPU32 using similar speed memory devices. This performance improvement is
|
Original
|
CPU32X
CPU32
CPU32X.
CPU32X
microsequencer
CORE i3 ARCHITECTURE
MC68377
pipeline in core i3
IR 30 D1
|
PDF
|