Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    LP2996MRX Search Results

    LP2996MRX Result Highlights (2)

    Part ECAD Model Manufacturer Description Download Buy
    LP2996MRX/NOPB Texas Instruments 1.5A DDR termination regulator with shutdown pin for DDR2 8-SO PowerPAD 0 to 125 Visit Texas Instruments Buy
    LP2996MRX Texas Instruments 1.5A DDR termination regulator with shutdown pin for DDR2 8-SO PowerPAD 0 to 125 Visit Texas Instruments
    SF Impression Pixel

    LP2996MRX Price and Stock

    Rochester Electronics LLC LP2996MRX

    TERMINATOR SUPPORT CIRCUIT, PDSO
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey LP2996MRX Bulk 30,000 249
    • 1 -
    • 10 -
    • 100 -
    • 1000 $1.21
    • 10000 $1.21
    		Buy Now

    Texas Instruments LP2996MRX-NOPB

    IC REGULATOR DDR TERM 8SOPWRPAD
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey LP2996MRX-NOPB Digi-Reel 8,503 1
    • 1 $1.44
    • 10 $1.051
    • 100 $0.8456
    • 1000 $0.738
    • 10000 $0.738
    		Buy Now
    LP2996MRX-NOPB Cut Tape 8,503 1
    • 1 $1.44
    • 10 $1.051
    • 100 $0.8456
    • 1000 $0.738
    • 10000 $0.738
    		Buy Now
    LP2996MRX-NOPB Reel 2,500 2,500
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 $0.635
    		Buy Now

    Rochester Electronics LLC LP2996MRX-NS

    TERMINATOR SUPPORT CIRCUIT, PDSO
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey LP2996MRX-NS Bulk 2,500 249
    • 1 -
    • 10 -
    • 100 -
    • 1000 $1.21
    • 10000 $1.21
    		Buy Now

    Texas Instruments LP2996MRX

    IC REGULATOR DDR TERM 8SOPWRPAD
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey LP2996MRX Digi-Reel 1
    • 1 $2.25
    • 10 $2.25
    • 100 $2.25
    • 1000 $2.25
    • 10000 $2.25
    		Buy Now
    LP2996MRX Reel 2,500
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 $1.15862
    		Buy Now
    LP2996MRX Cut Tape 1
    • 1 $2.25
    • 10 $2.25
    • 100 $2.25
    • 1000 $2.25
    • 10000 $2.25
    		Buy Now
    Rochester Electronics LP2996MRX 30,000 1
    • 1 $1.22
    • 10 $1.22
    • 100 $1.15
    • 1000 $1.04
    • 10000 $1.04
    		Buy Now
    Win Source Electronics LP2996MRX 112,600
    • 1 -
    • 10 -
    • 100 $0.5733
    • 1000 $0.3822
    • 10000 $0.3822
    		Buy Now

    Texas Instruments LP2996MRX-J7002223

    PROTOTYPE
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey LP2996MRX-J7002223 Bulk
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Buy Now
    Find more LP2996MRX price and stock on Findchips.com

    LP2996MRX Datasheets (5)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    LP2996MRX National Semiconductor DDR Termination Regulator Original PDF
    LP2996MRX National Semiconductor LP2996 DDR Termination Regulator; Package: PSOP; No of Pins: 8 Original PDF
    LP2996MRX Texas Instruments LP2996 - DDR Termination Regulator 8-SO PowerPAD 0 to 125 Original PDF
    LP2996MRX/NOPB National Semiconductor LP2996 DDR Termination Regulator; Package: PSOP; No of Pins: 8; Qty per Container: 2500/Reel Original PDF
    LP2996MRX/NOPB Texas Instruments LP2996 - DDR Termination Regulator 8-SO PowerPAD 0 to 125 Original PDF

    LP2996MRX Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    OZ862AS

    Abstract: lenovo SOD-123 B34 lenovo t42 VIA10 OZ601 BLM21P221SGPT R0805B foxconn sot-23 d43
    Text: 5 4 3 2 1 < SONOMA > DC/DC & Charger CPU VR ARIES II BLOCK DIAGRAM Dothan Yonah /Alviso D MAX6648 +VCCP D MAX8527EUD 2.5V LP2989AILD-2.5 P:31 LP2996MRX P:31 P:30 P:29 CYPRESS: CY28411 P:4 VCORE_VGA LVDS LCD Panel R.G,B CRT port ( 915PM ) Alviso P:23 Video Controller


    Original     		PDF ADI3205 1715EEI 1999EEI MAX1993ETG MAX8527EUD LP2989AILD-2 LP2996MRX OZ862AS CK410 CY28411 OZ862AS lenovo SOD-123 B34 lenovo t42 VIA10 OZ601 BLM21P221SGPT R0805B foxconn sot-23 d43

    LP2996MX

    Abstract: LP2996
    Text: LP2996-N www.ti.com SNOSA40I – MAY 2004 – REVISED JUNE 2012 LP2996 DDR Termination Regulator Check for Samples: LP2996-N FEATURES • 1 • • • • • • • 2 Source and sink current Low output voltage offset No external resistors required Linear topology


    Original     		PDF LP2996-N SNOSA40I LP2996 LLP-16 LP2996MX

    39T0167

    Abstract: U-558 Socket AM2 ADP3205 rome 455D NO10V 1D93 ibm rome BI 335A
    Text: A B C D E F G H J K L M N DATE REL 9 EC NO. 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14. 15. 16. 17. 18. 19. 20. 21. 22. 23. 24. 25. 26. 27. 28. 29. 30. 31. 32. 33. 34. 35. 36. 37. 38. 39. 40. 41. 42. 43. 44. 7 6 5 4 3 2 1 TITLE PAGE EC HISTORY CPU 1/3


    Original     		PDF DEC/07/04 J79495 39T0167 1/16W R1003 R1002 LMV431 R1004 39T0167 U-558 Socket AM2 ADP3205 rome 455D NO10V 1D93 ibm rome BI 335A

    ps4 schematic

    Abstract: 820 B10 45g D5036 c945 TRANSISTOR equivalent D74 DIODE zener diode c531 c337 transistor nec equivalent smd transistor A7p vt1631 vt8235
    Text: 5 3 2 1 First International Computer,Inc Protable Computer Group HW Department D C 4 Board name : Mother Board Schematic 1. Schematic Page Description : Project : PS4 2. PCI & IRQ & DMA Description : Version : 0.6 3. Block Diagram : D C 4. Nat name Description :


    Original     		PDF NO266 100MHz 1-201209-601A20T 80mil C40R1E106K-TSM 680pF SMT0603 PN800 VT8235CE) ps4 schematic 820 B10 45g D5036 c945 TRANSISTOR equivalent D74 DIODE zener diode c531 c337 transistor nec equivalent smd transistor A7p vt1631 vt8235

    558B

    Abstract: S558-5999-U1 F ky U10 ADP3205 PMH4 C949
    Text: CR-1 : @DESIGN.J3E SCH_1 :PAGE1 A B C D E G F H J K L M N DATE 9 YUKON/KODIAK VER SE 10/20/03 PLANAR 10/20/2003 7 6 5 4 3 2 1 TITLE PAGE EC HISTORY CPU(1/3) CPU(2/3) CPU(3/3) ITP CONN VCCCPUCORE DECOUPLING GMCH-M(1/5) GMCH-M(2/5) GMCH-M(3/5) GMCH-M(4/5) GMCH-M(5/5)


    Original     		PDF AD1981B VINT16 C1000 C1001 558B S558-5999-U1 F ky U10 ADP3205 PMH4 C949

    PMH4

    Abstract: ADP3205 S558-599 t9 547B34 qm77 ky U10 357n c840 TP231005 ibm apollo
    Text: CR-1 : @DESIGN.J3E SCH_1 :PAGE1 A B C D E F G H J K L M N DATE 9 YUKON/KODIAK VER SE PLANAR 10/20/03 EC NO. P PART Q NO. VER.SE 9 DEVELOPMENT NO. Q/M 1 6 5 4 3 2 1 78 10/20/2003 8 7 / 8 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14. 15. 16. 17. 18. 19. 20.


    Original     		PDF AD1981B VINT16 C1000 C1001 PMH4 ADP3205 S558-599 t9 547B34 qm77 ky U10 357n c840 TP231005 ibm apollo

    BI 335A

    Abstract: PC8394T PC8394 EZJ1V270GA IBM 88sa8040 88sa8040 adp3205 NLFC322522T-091M-GPF SI4435ADY KT 117B
    Text: A B C D E F G H J K L M N DATE DEV JUNEAU-5 PLANAR SIT 9 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14. 15. 16. 17. 18. 19. 20. 21. 22. 23. 24. 25. 26. 27. 28. 29. 30. 31. 32. 33. 34. 35. 36. 37. 38. 39. 40. 41. 42. 43. 44. 8 7 6 5 4 3 2 1 TITLE PAGE 45. EC HISTORY


    Original     		PDF OCT/25/04 VCC05 1/16W R1002 R1003 LMV431 R1004 BI 335A PC8394T PC8394 EZJ1V270GA IBM 88sa8040 88sa8040 adp3205 NLFC322522T-091M-GPF SI4435ADY KT 117B

    lenovo

    Abstract: OZ862AS lenovo t42 VIA10 foxconn FB-23 VIA15 FMC-101 Lenovo fpc R4573
    Text: 本图纸版权属原厂家所有 5 仅在服务该产品使用者时使用 4 3 立成网：综合性笔记本维修服务平台 2 1 < SONOMA > DC/DC & Charger CPU VR ARIES II BLOCK DIAGRAM Dothan Yonah /Alviso D +1.8V MAX6648 +VCCP C P:5 P:4 VCORE_VGA LVDS


    Original     		PDF ADI3205 1715EEI 1999EEI MAX1993ETG MAX8527EUD LP2989AILD-2 LP2996MRX OZ862AS CK410 CY28411 lenovo OZ862AS lenovo t42 VIA10 foxconn FB-23 VIA15 FMC-101 Lenovo fpc R4573

    51C SOIC8

    Abstract: LP2996MX LP2996
    Text: LP2996-N www.ti.com SNOSA40J – NOVEMBER 2002 – REVISED MARCH 2013 LP2996-N DDR Termination Regulator Check for Samples: LP2996-N FEATURES DESCRIPTION • • • • • • • • The LP2996-N linear regulator is designed to meet the JEDEC SSTL-2 specifications for termination of


    Original     		PDF LP2996-N SNOSA40J LP2996-N WQFN-16 51C SOIC8 LP2996MX LP2996

    LP2996

    Abstract: LP2996MX LP2998 LP2996LQ LP2996LQX LP2996M LP2996MR LP2996MRX M08A
    Text: LP2996 DDR Termination Regulator General Description Features The LP2996 linear regulator is designed to meet the JEDEC SSTL-2 specifications for termination of DDR-SDRAM. The device contains a high-speed operational amplifier to provide excellent response to load transients. The output stage prevents shoot through while delivering 1.5A continuous current


    Original     		PDF LP2996 LP2996 LP2996MX LP2998 LP2996LQ LP2996LQX LP2996M LP2996MR LP2996MRX M08A

    Arduino Mega2560

    Abstract: 13001 S 6D TRANSISTOR arduino uno rev 3 agilent optical encoder 9988 MZ 13001 TRANSISTOR arduino mega 2650 skiip 613 gb 123 ct arduino sound sensor module pic arduino nano mc34063l
    Text: ND3% BASE1 XXXX2108-0010-1-P 10 TSQ: 3001 CMS: CMS-USM TS host OP: NN COMP: 15-07-11 Hour: 13:07 TS:TS date TS time MCUS, MPUS, DSPS & DEVELOPMENT TOOLS Find Datasheets Online 8-BIT MCUS & DEVELOPMENT TOOLS 1 PSoC 3 DEVELOPMENT KITS ARDUINO MCU DEVLOPMENT PLATFORM


    Original     		PDF CY8C38 CY8C29 incl795 12T9797 12T9804 12T9803 12T9800 12T9802 12T9801 12T9805 Arduino Mega2560 13001 S 6D TRANSISTOR arduino uno rev 3 agilent optical encoder 9988 MZ 13001 TRANSISTOR arduino mega 2650 skiip 613 gb 123 ct arduino sound sensor module pic arduino nano mc34063l

    LP2996

    Abstract: LP2996MX LP2996LQ LP2996LQX LP2996M LP2996MR LP2996MRX M08A
    Text: LP2996 DDR Termination Regulator General Description Features The LP2996 linear regulator is designed to meet the JEDEC SSTL-2 specifications for termination of DDR-SDRAM. The device contains a high-speed operational amplifier to provide excellent response to load transients. The output stage prevents shoot through while delivering 1.5A continuous current


    Original     		PDF LP2996 LP2996 CSP-9-111S2) LP2996MX LP2996LQ LP2996LQX LP2996M LP2996MR LP2996MRX M08A

    LP2996MX

    Abstract: No abstract text available
    Text: LP2996-N www.ti.com SNOSA40J – NOVEMBER 2002 – REVISED MARCH 2013 LP2996-N DDR Termination Regulator Check for Samples: LP2996-N FEATURES DESCRIPTION • • • • • • • • The LP2996-N linear regulator is designed to meet the JEDEC SSTL-2 specifications for termination of


    Original     		PDF LP2996-N SNOSA40J LP2996-N LP2996MX

    ps3 schematic

    Abstract: VT8235CE DO-214C smd transistor A7p c945 TRANSISTOR equivalent PN800 VT1631 hcl l21 usb power supply circuit diagram ENE CP2211 foxconn
    Text: 5 3 2 1 First International Computer,Inc Protable Computer Group HW Department D C 4 Board name : Mother Board Schematic 1. Schematic Page Description : Project : PS3 2. PCI & IRQ & DMA Description : Version : 0.4 3. Block Diagram : D C 4. Nat name Description :


    Original     		PDF NO266 TAIWA416 100MHz FBM-11-201209-601A20T 80mil 680pF SMT0603 CC40R1E106K-TSM PN800 ps3 schematic VT8235CE DO-214C smd transistor A7p c945 TRANSISTOR equivalent PN800 VT1631 hcl l21 usb power supply circuit diagram ENE CP2211 foxconn

    LP2996MX

    Abstract: No abstract text available
    Text: LP2996-N www.ti.com SNOSA40J – NOVEMBER 2002 – REVISED MARCH 2013 LP2996-N DDR Termination Regulator Check for Samples: LP2996-N FEATURES DESCRIPTION • • • • • • • • The LP2996-N linear regulator is designed to meet the JEDEC SSTL-2 specifications for termination of


    Original     		PDF LP2996-N SNOSA40J LP2996-N LP2996MX

    LP2996 equivalent

    Abstract: LP2996MX LP2996
    Text: LP2996 DDR Termination Regulator General Description Features The LP2996 linear regulator is designed to meet the JEDEC SSTL-2 specifications for termination of DDR-SDRAM. The device contains a high-speed operational amplifier to provide excellent response to load transients. The output stage prevents shoot through while delivering 1.5A continuous current


    Original     		PDF LP2996 LP2996 equivalent LP2996MX

    LP2996

    Abstract: LP2996MX LP2996LQ LP2996LQX LP2996M LP2996MR LP2996MRX M08A
    Text: LP2996 DDR Termination Regulator General Description Features The LP2996 linear regulator is designed to meet the JEDEC SSTL-2 specifications for termination of DDR-SDRAM. The device contains a high-speed operational amplifier to provide excellent response to load transients. The output stage prevents shoot through while delivering 1.5A continuous current


    Original     		PDF LP2996 LP2996 CSP-9-111S2) CSP-9-111S2. LP2996MX LP2996LQ LP2996LQX LP2996M LP2996MR LP2996MRX M08A

    LP2996

    Abstract: LP2996MX LP2994 LP2996LQ LP2996M LP2996MR LP2996MRX
    Text: 電流ソースおよび電流シンク 低出力電圧オフセット 外付け抵抗不要 リニア・トポロジー Suspend-to-RAM STR 機能 少ない外付け部品 サーマル・シャットダウン SO-8PSOP-8、LLP-16 パッケージで供給


    Original     		PDF SO-8PSOP-8LLP-16 DS200575-04-JP LP2996 LP2996 DS200575 LP2994 16-Lead LQA16A LP2996MX LP2996LQ LP2996M LP2996MR LP2996MRX

    PMH6

    Abstract: J236 712b fet ADP3806 dba c836 hp 214E J2124 Socket AM2 ADP3205 PC8394T
    Text: A B C D E F G H J K L M N DATE REL 9 EC NO. 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14. 15. 16. 17. 18. 19. 20. 21. 22. 23. 24. 25. 26. 27. 28. 29. 30. 31. 32. 33. 34. 35. 36. 37. 38. 39. 40. 41. 42. 43. 44. 7 6 5 4 3 2 1 TITLE PAGE EC HISTORY CPU 1/3


    Original     		PDF NOV/17/04 J79027 39T0120 1/16W R1003 R1002 LMV431 R1004 PMH6 J236 712b fet ADP3806 dba c836 hp 214E J2124 Socket AM2 ADP3205 PC8394T

    C4387

    Abstract: PC8394 3225 K30 Socket AM2 ADP3205 rome PC8394T IBM R61 psi 1.5uF 10k ibm rome
    Text: A 图纸手册交流站 B 手 C D E F G H J K L ROME-4.5 PLANAR SIT 1. 2. 3. 4. 5. 6. 7. 8. 9. 10. 11. 12. 13. 14. 15. 16. 17. 18. 19. 20. 21. 22. 23. 24. 25. 26. 27. 28. 29. 30. 31. 32. 33. 34. 35. 36. 37. 38. 39. 40. 41. 42. 43. 44. 8 7 6 5 4 3 2 1 N DATE


    Original     		PDF CK410M) 1/16W R1002 R1003 LMV431 R1004 MAR/09/05 C4387 PC8394 3225 K30 Socket AM2 ADP3205 rome PC8394T IBM R61 psi 1.5uF 10k ibm rome

    LP2996

    Abstract: LP2996MX LP2996LQ LP2996LQX LP2996M LP2996MR LP2996MRX M08A
    Text: LP2996 DDR Termination Regulator General Description Features The LP2996 linear regulator is designed to meet the JEDEC SSTL-2 specifications for termination of DDR-SDRAM. The device contains a high-speed operational amplifier to provide excellent response to load transients. The output stage prevents shoot through while delivering 1.5A continuous current


    Original     		PDF LP2996 LP2996 LP2996MX LP2996LQ LP2996LQX LP2996M LP2996MR LP2996MRX M08A

    LP2996MX

    Abstract: LP2996
    Text: LP2996 DDR Termination Regulator General Description Features The LP2996 linear regulator is designed to meet the JEDEC SSTL-2 specifications for termination of DDR-SDRAM. The device contains a high-speed operational amplifier to provide excellent response to load transients. The output stage prevents shoot through while delivering 1.5A continuous current


    Original     		PDF LP2996 LP2996MX

    LP2996

    Abstract: LP2996M LP2996MX LP2996LQ LP2996LQX LP2996MR LP2996MRX M08A
    Text: General Description Features The LP2996 linear regulator is designed to meet the JEDEC SSTL-2 specifications for termination of DDR-SDRAM. The device contains a high-speed operational amplifier to provide excellent response to load transients. The output stage prevents shoot through while delivering 1.5A continuous current


    Original     		PDF LP2996 LP2996 16-Lead LQA16A MRA08A LP2996M LP2996MX LP2996LQ LP2996LQX LP2996MR LP2996MRX M08A

    C687 PSB

    Abstract: quanta MONTARA-GT quanta computer ntc 5 om d21 SW1010C PC218 PC97551 TX38D81VC isl6247
    Text: 1 2 3 4 5 6 7 8 BF4 BLOCK DIAGRAM A A CPU CORE VCC POWER CIRCUIT Mobile P4 prescott or Celeron prescott PG 33,34 PG 29.30.31 BATTERY CHARGER Clocking CPU Thermal Sensor CK408 PG 28 478 Pins Micro-FCPGA PG 3 PG 4,5 PG 32 PSB LVDS DDR SDRAM 2.5V DDR-SODIMM1


    Original     		PDF CK408 852GME 266Mhz NV34M 33MHz, BCM59nge 1500P 4700P, PR207 PR129 C687 PSB quanta MONTARA-GT quanta computer ntc 5 om d21 SW1010C PC218 PC97551 TX38D81VC isl6247