SC700
Abstract: No abstract text available
Text: INTEGRATE» DEVICE T7 D E I 4Ö25771 0002700 7 482577 1 INTEGRATED DEVICE 97D 02788 " 128K X 8 SRAM WITH LATCHED/ BUFFERED ADDRESS LINES AND REGISTERED DATA LINES D IDT7M821 Address, Write Enable W E and the three Chip Select (CS) lines are controlled by LE. When LE is'hlgh, the address latches
|
OCR Scan
|
PDF
|
IDT7M821
20MHz
IDT7M821
-200mV
000a7I
T-46-23-14
SC700
|
Untitled
Abstract: No abstract text available
Text: I 128K x 8 SRAM WITH LATCHED/ BUFFERED ADDRESS LINES AND REGISTERED DATA LINES IDT7M821 Interrateci Dev ice Tec h n o lo g y. Inc A d d re ss, W rite E nable W E and th e th re e C h ip S elect ( CS) lines are c o n tro lle d b y LE. W hen LE is h ig h , th e address latches
|
OCR Scan
|
PDF
|
IDT7M821
IDT7M821
-200mVfrom
1DT7M821
|
Untitled
Abstract: No abstract text available
Text: 1 MEGABIT 128K x 8 REGISTERED/BUFFERED/ LATCHED CMOS STATIC RAM SUBSYSTEMS IDT7M824 FAMILY FEATURES: DESCRIPTION: • High-density 1024K-bit (128K x 8-bit) CMOS static RAM modules with registered/buffered/latched addresses and l/Os The IDT7M824 fam ily is a set of 1024K-bit (128K x 8-bit) high
|
OCR Scan
|
PDF
|
1024K-bit
-15mA
64-pin,
IDT49C802
IDT49C802
|
IDT7M824
Abstract: No abstract text available
Text: INT EGR AT E» DEVICE T7 4 8 25 77 1 I N T E G R A T E D DEVI CE " Î ËJ 4055771 Q0027Ö1 4 J “ 97D 0 2 7 8 Ï 1 M EGABIT 128K x 8) R EG ISTE R ED /B U FFER ED / LATCHED C M O S STATIC RAM SUB SYSTEM S D/ T-46-23-14 IDT7M824 FAMILY FEATURES: DESCRIPTION:
|
OCR Scan
|
PDF
|
Q0027
T-46-23-14
1024K-blt
64-pfn,
IDT49C802
IDT7M824
|