Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    FIN1018MX Search Results

    SF Impression Pixel

    FIN1018MX Price and Stock

    onsemi FIN1018MX

    IC RECEIVER 0/1 8SOIC
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey FIN1018MX Reel
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Buy Now
    Avnet Americas FIN1018MX Reel 4 Weeks 2,004
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 $0.17472
    		Buy Now

    Rochester Electronics LLC FIN1018MX

    IC RECEIVER 0/1 8SOIC
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey FIN1018MX Bulk 1,665
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 $0.18
    		Buy Now

    Fairchild Semiconductor Corporation FIN1018MX

    FIN1018 - 3.3V LVDS 1-Bit High Speed Differential Receiver '
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Rochester Electronics FIN1018MX 338,860 1
    • 1 $0.182
    • 10 $0.182
    • 100 $0.1711
    • 1000 $0.1547
    • 10000 $0.1547
    		Buy Now

    Others FIN1018MX

    INSTOCK
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Chip 1 Exchange FIN1018MX 4,190
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Get Quote

    FIN1018MX Datasheets (3)

    Part ECAD Model Manufacturer Description Curated Type PDF
    FIN1018MX Fairchild Semiconductor Bus/Line Transceiver, RS-644, Fail Safe, 400Mbps, Tape and Reel, 8-SOIC Original PDF
    FIN1018MX Fairchild Semiconductor 3.3V LVDS 1-Bit High Speed Differential Receiver Original PDF
    FIN1018MX_NL Fairchild Semiconductor 3.3V LVDS 1-Bit High Speed Differential Receiver Original PDF

    FIN1018MX Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    FIN1017

    Abstract: FIN1018 FIN1018K8X FIN1018M FIN1018MX M08A MO-187
    Text: Revised April 2002 FIN1018 3.3V LVDS 1-Bit High Speed Differential Receiver General Description Features This single receiver is designed for high speed interconnects utilizing Low Voltage Differential Signaling LVDS technology. The receiver translates LVDS levels, with a typical differential input threshold of 100 mV, to LVTTL signal


    Original     		PDF FIN1018 400Mbs FIN1018 FIN1017, FIN1017 FIN1018K8X FIN1018M FIN1018MX M08A MO-187

    FIN1017

    Abstract: FIN1018 FIN1018K8X FIN1018M FIN1018MX M08A
    Text: Revised September 2001 FIN1018 3.3V LVDS 1-Bit High Speed Differential Receiver General Description Features This single receiver is designed for high speed interconnects utilizing Low Voltage Differential Signaling LVDS technology. The receiver translates LVDS levels, with a typical differential input threshold of 100 mV, to LVTTL signal


    Original     		PDF FIN1018 400Mbs FIN1018 FIN1017, FIN1017 FIN1018K8X FIN1018M FIN1018MX M08A

    FIN1017

    Abstract: FIN1018 FIN1018K8X FIN1018M FIN1018MX M08A
    Text: Revised April 2001 FIN1018 3.3V LVDS 1-Bit High Speed Differential Receiver General Description Features This single receiver is designed for high speed interconnects utilizing Low Voltage Differential Signaling LVDS technology. The receiver translates LVDS levels, with a typical differential input threshold of 100 mV, to LVTTL signal


    Original     		PDF FIN1018 400Mbs FIN1018 FIN1017, FIN1017 FIN1018K8X FIN1018M FIN1018MX M08A

    Untitled

    Abstract: No abstract text available
    Text: Revised February 2002 FIN1018 3.3V LVDS 1-Bit High Speed Differential Receiver General Description Features This single receiver is designed for high speed interconnects utilizing Low Voltage Differential Signaling LVDS technology. The receiver translates LVDS levels, with a typical differential input threshold of 100 mV, to LVTTL signal


    Original     		PDF FIN1018 FIN1017, 400Mbs

    Untitled

    Abstract: No abstract text available
    Text: Preliminary Revised February 2001 FIN1018 3.3V LVDS 1-Bit High Speed Differential Receiver Preliminary General Description Features This single receiver is designed for high speed interconnects utilizing Low Voltage Differential Signaling (LVDS) technology. The receiver translates LVDS levels, with a typical differential input threshold of 100 mV, to LVTTL signal


    Original     		PDF FIN1018 400Mbs FIN1018 FIN1017,

    Untitled

    Abstract: No abstract text available
    Text: Revised December 2001 FIN1018 3.3V LVDS 1-Bit High Speed Differential Receiver General Description Features This single receiver is designed for high speed interconnects utilizing Low Voltage Differential Signaling LVDS technology. The receiver translates LVDS levels, with a typical differential input threshold of 100 mV, to LVTTL signal


    Original     		PDF FIN1018 FIN1017, 400Mbs