Untitled
Abstract: No abstract text available
Text: DATA SHEET 128M bits SDRAM EDS1216AATA, EDS1216CATA 8M words x 16 bits Description Pin Configurations The EDS1216AATA, EDS1216CATA are 128M bits SDRAMs organized as 2,097,152 words × 16 bits × 4 banks. All inputs and outputs are synchronized with the positive edge of the clock.
|
Original
|
PDF
|
EDS1216AATA,
EDS1216CATA
EDS1216CATA
EDS1216AATA)
EDS1216CATA)
54-pin
133MHz
M01E0107
|
Untitled
Abstract: No abstract text available
Text: PRELIMINARY DATA SHEET 128M bits SDRAM EDS1216AATA, EDS1216CATA 8M words x 16 bits Description Pin Configurations The EDS1216AATA, EDS1216CATA are 128M bits SDRAMs organized as 2,097,152 words × 16 bits × 4 banks. All inputs and outputs are synchronized with
|
Original
|
PDF
|
EDS1216AATA,
EDS1216CATA
EDS1216CATA
EDS1216AATA)
EDS1216CATA)
54-pin
133MHz
M01E0107
|
Untitled
Abstract: No abstract text available
Text: DATA SHEET 128M bits SDRAM EDS1216AATA, EDS1216CATA 8M words x 16 bits Description Pin Configurations The EDS1216AATA, EDS1216CATA are 128M bits SDRAMs organized as 2,097,152 words × 16 bits × 4 banks. All inputs and outputs are synchronized with the positive edge of the clock.
|
Original
|
PDF
|
EDS1216AATA,
EDS1216CATA
EDS1216CATA
EDS1216AATA)
EDS1216CATA)
54-pin
133MHz
M01E0107
|