Untitled
Abstract: No abstract text available
Text: PRELIMINARY DATA SHEET 512M bits DDR2 SDRAM EDE5108AHBG 64M words x 8 bits EDE5116AHBG (32M words × 16 bits) Specifications Features • Density: 512M bits • Organization 16M words × 8 bits × 4 banks (EDE5108AHBG) 8M words × 16 bits × 4 banks (EDE5116AHBG)
|
Original
|
EDE5108AHBG
EDE5116AHBG
EDE5108AHBG)
EDE5116AHBG)
60-ball
84-ball
800Mbps/667Mbps/533Mbps/400Mbps
|
PDF
|
Untitled
Abstract: No abstract text available
Text: EDE5108AHBG, EDE5116AHBG Package Drawing 60-ball FBGA Unit: mm 10.0 ± 0.1 0.2 S B 10.5 ± 0.1 INDEX MARK 0.2 S A 0.2 S 1.20 max. S 0.35 ± 0.05 0.1 S 60-φ0.45 ± 0.05 φ0.15 M S A B 0.8 B 8.0 A INDEX MARK 1.6 6.4 0.8 ECA-TS2-0181-01 Preliminary Data Sheet E0933E10 Ver. 1.0
|
Original
|
EDE5108AHBG,
EDE5116AHBG
60-ball
ECA-TS2-0181-01
E0933E10
|
PDF
|
84 FBGA
Abstract: EDE5108AHBG 84-BALL
Text: EDE5108AHBG, EDE5116AHBG 84-ball FBGA Unit: mm 10.0 ± 0.1 0.2 S B 12.5 ± 0.1 INDEX MARK 0.2 S A 0.2 S 1.20 max. S 0.1 S 0.35 ± 0.05 B φ0.15 M S A B 0.8 84-φ0.45 ± 0.05 11.2 A INDEX MARK 1.6 0.8 6.4 ECA-TS2-0182-01 Preliminary Data Sheet E0933E10 Ver. 1.0
|
Original
|
EDE5108AHBG,
EDE5116AHBG
84-ball
ECA-TS2-0182-01
E0933E10
84 FBGA
EDE5108AHBG
|
PDF
|
EDE5108AHBG
Abstract: No abstract text available
Text: PRELIMINARY DATA SHEET 512M bits DDR2 SDRAM EDE5108AHBG 64M words x 8 bits EDE5116AHBG (32M words × 16 bits) Specifications Features • Density: 512M bits • Organization 16M words × 8 bits × 4 banks (EDE5108AHBG) 8M words × 16 bits × 4 banks (EDE5116AHBG)
|
Original
|
EDE5108AHBG
EDE5116AHBG
EDE5108AHBG)
EDE5116AHBG)
60-ball
84-ball
800Mbps/667Mbps/533Mbps/400Mbps
EDE5108AHBG
|
PDF
|
EDE5108AHBG
Abstract: No abstract text available
Text: PRELIMINARY DATA SHEET 512M bits DDR2 SDRAM EDE5108AHBG 64M words x 8 bits EDE5116AHBG (32M words × 16 bits) Specifications Features • Density: 512M bits • Organization ⎯ 16M words × 8 bits × 4 banks (EDE5108AHBG) ⎯ 8M words × 16 bits × 4 banks (EDE5116AHBG)
|
Original
|
EDE5108AHBG
EDE5116AHBG
EDE5108AHBG)
EDE5116AHBG)
60-ball
84-ball
800Mbps/667Mbps/533Mbps/400Mbps
EDE5108AHBG
|
PDF
|
ba1a1g
Abstract: T5 8g
Text: PRELIMINARY DATA SHEET 512M bits DDR2 SDRAM EDE5108AHBG 64M words x 8 bits EDE5116AHBG (32M words × 16 bits) Features • Density: 512M bits • Organization 16M words × 8 bits × 4 banks (EDE5108AHBG) 8M words × 16 bits × 4 banks (EDE5116AHBG)
|
Original
|
EDE5108AHBG
EDE5116AHBG
EDE5108AHBG)
EDE5116AHBG)
60-ball
84-ball
800Mbps/667Mbps/533Mbps/400Mbps
ba1a1g
T5 8g
|
PDF
|
DDR2-800
Abstract: No abstract text available
Text: PRELIMINARY DATA SHEET 512MB Unbuffered DDR2 SDRAM DIMM EBE51UD8AHWA 64M words x 64 bits, 1 Rank Specifications Features • Density: 512MB • Organization 64M words × 64 bits, 1 rank • Mounting 8 pieces of 512M bits DDR2 SDRAM sealed in FBGA • Package: 240-pin socket type dual in line memory
|
Original
|
512MB
EBE51UD8AHWA
512MB
240-pin
800Mbps
cycles/64ms
M01E0107
E01030E10
DDR2-800
|
PDF
|
pc2-5300
Abstract: elpida 1gb pc2 ECL120ACECN ELPIDA DDR2 PC2-3200 ELPIDA 68-FBGA Elpida DDR2 SDRAM component EDE1104ABSE EDE1108AASE
Text: SELECTION GUIDE DRAM Selection Guide Document No. E0853E70 Ver.7.0 Date Published July 2006 (K) Japan Printed in Japan URL: http://www.elpida.com Elpida Memory, Inc. 2006 DRAM Selection Guide CONTENTS 1. DDR2
|
Original
|
E0853E70
240-pin
200-pin
M01E0107
pc2-5300
elpida 1gb pc2
ECL120ACECN
ELPIDA DDR2
PC2-3200
ELPIDA
68-FBGA
Elpida DDR2 SDRAM component
EDE1104ABSE
EDE1108AASE
|
PDF
|
DDR2-533
Abstract: DDR2-667
Text: PRELIMINARY DATA SHEET 512MB DDR2 SDRAM SO-DIMM EBE52UD6AHUA 64M words x 64 bits, 2 Ranks Specifications Features • Density: 512MB • Organization 64M words × 64 bits, 2 ranks • Mounting 8 pieces of 512M bits DDR2 SDRAM sealed in FBGA • Package: 200-pin socket type small outline dual in
|
Original
|
512MB
EBE52UD6AHUA
512MB
200-pin
667Mbps/533Mbps
M01E0107
E0951E10
DDR2-533
DDR2-667
|
PDF
|
DDR2-800
Abstract: EDE5108AHBG-8G-E
Text: PRELIMINARY DATA SHEET 1GB Unbuffered DDR2 SDRAM DIMM EBE11UD8AHWA 128M words x 64 bits, 2 Ranks Specifications Features • Density: 1GB • Organization ⎯ 128M words × 64 bits, 2 ranks • Mounting 16 pieces of 512M bits DDR2 SDRAM sealed in FBGA • Package: 240-pin socket type dual in line memory
|
Original
|
EBE11UD8AHWA
240-pin
800Mbps
cycles/64ms
M01E0107
E1028E10
DDR2-800
EDE5108AHBG-8G-E
|
PDF
|