Untitled
Abstract: No abstract text available
Text: CY7C1611KV18, CY7C1626KV18 CY7C1613KV18, CY7C1615KV18 144-Mbit QDR II SRAM 4-Word Burst Architecture 144-Mbit QDR ® II SRAM 4-Word Burst Architecture Features Configuration Separate independent read and write data ports ❐ Supports concurrent transactions
|
Original
|
PDF
|
144-Mbit
CY7C1611KV18,
CY7C1626KV18
CY7C1613KV18,
CY7C1615KV18
CY7C1611KV18
CY7C1626KV18
CY7C1613KV18
|
Untitled
Abstract: No abstract text available
Text: CY7C1613KV18, CY7C1615KV18 144-Mbit QDR II SRAM Four-Word Burst Architecture 144-Mbit QDR ® II SRAM Four-Word Burst Architecture Features Configuration Separate independent read and write data ports ❐ Supports concurrent transactions CY7C1613KV18 – 8 M x 18
|
Original
|
PDF
|
144-Mbit
CY7C1613KV18,
CY7C1615KV18
CY7C1613KV18
|
Untitled
Abstract: No abstract text available
Text: CY7C1613KV18/CY7C1615KV18 144-Mbit QDR II SRAM Four-Word Burst Architecture 144-Mbit QDR ® II SRAM Four-Word Burst Architecture Features Configuration Separate independent read and write data ports ❐ Supports concurrent transactions CY7C1613KV18 – 8 M x 18
|
Original
|
PDF
|
CY7C1613KV18/CY7C1615KV18
144-Mbit
CY7C1613KV18
|
CY7C1613KV18
Abstract: CY7C1615KV18
Text: CY7C1613KV18, CY7C1615KV18 144-Mbit QDR II SRAM 4-Word Burst Architecture 144-Mbit QDR ® II SRAM 4-Word Burst Architecture Features Configuration Separate independent read and write data ports ❐ Supports concurrent transactions CY7C1613KV18 – 8 M x 18
|
Original
|
PDF
|
144-Mbit
CY7C1613KV18,
CY7C1615KV18
CY7C1613KV18
CY7C1613KV18
CY7C1615KV18
|