CY7C1473BV33 Search Results

CY7C1473BV33 Price and Stock

Filter by Manufacturer


Flip Electronics CY7C1473BV33-133AXC IC SRAM 72MBIT PARALLEL 100TQFP
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	CY7C1473BV33-133AXC	Tray			5	1 - 10 $143.43 100 $143.43 1000 $143.43 10000 $143.43	Buy Now
Infineon Technologies AG CY7C1473BV33-133AXC IC SRAM 72MBIT PARALLEL 100TQFP
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	CY7C1473BV33-133AXC	Tray			72	1 - 10 - 100 $168.43736 1000 $168.43736 10000 $168.43736	Buy Now
Avnet Americas	CY7C1473BV33-133AXC	Tray		0 Weeks, 2 Days	5	1 - 10 $157.0376 100 $141.9792 1000 $133.3744 10000 $133.3744	Buy Now
	CY7C1473BV33-133AXC	Tray		4 Weeks	3	1 $163.41 10 $163.41 100 $153.6 1000 $138.9 10000 $138.9	Buy Now
Rochester Electronics	CY7C1473BV33-133AXC		38		1	1 $163.41 10 $163.41 100 $153.6 1000 $138.9 10000 $138.9	Buy Now
Cypress Semiconductor CY7C1473BV33-133AXC Stock, ship today
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
Flip Electronics	CY7C1473BV33-133AXC		2,809			1 - 10 - 100 - 1000 - 10000 -	Get Quote
Cypress Semiconductor CY7C1473BV33-133AXCT Stock
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
Flip Electronics	CY7C1473BV33-133AXCT		2,809			1 - 10 - 100 - 1000 - 10000 -	Get Quote

CY7C1473BV33 Datasheets (2)

Part	ECAD Model	Manufacturer	Description	Curated	Datasheet Type	PDF
CY7C1473BV33-133AXC		Cypress Semiconductor	72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM with NoBL Architecture; Architecture: NoBL, Flow-through; Density: 72 Mb; Organization: 4Mb x 18; Vcc (V): 3.1 to 3.6 V		Original	PDF
CY7C1473BV33-133AXC		Cypress Semiconductor	Memory, Integrated Circuits (ICs), IC SRAM 72MBIT 133MHZ 100TQFP		Original	PDF

CY7C1473BV33 Datasheets Context Search

Catalog Datasheet	MFG & Type	PDF	Document Tags
Untitled Abstract: No abstract text available Text: CY7C1471BV33 CY7C1473BV33 72-Mbit 2 M x 36/4 M × 18 Flow-Through SRAM with NoBL Architecture 72-Mbit (2 M × 36/4 M × 18) Flow-Through SRAM with NoBL™ Architecture Functional Description Features • No bus latency™ (NoBL™) architecture eliminates dead cycles	Original	PDF	CY7C1471BV33 CY7C1473BV33 72-Mbit
AN1064 Abstract: TQFP Text: CY7C1471BV33 CY7C1473BV33, CY7C1475BV33 72-Mbit 2M x 36/4M x 18/1M x 72 Flow-Through SRAM with NoBL Architecture Functional Description Features • No Bus Latency™ (NoBL™) architecture eliminates dead cycles between write and read cycles ■ Supports up to 133 MHz bus operations with zero wait states	Original	PDF	CY7C1471BV33 CY7C1473BV33, CY7C1475BV33 72-Mbit 36/4M 18/1M AN1064 TQFP
Untitled Abstract: No abstract text available Text: CY7C1471BV33 CY7C1473BV33 72-Mbit 2 M x 36/4 M × 18 Flow-Through SRAM with NoBL Architecture 72-Mbit (2 M × 36/4 M × 18) Flow-Through SRAM with NoBL™ Architecture Features Functional Description • No bus latency™ (NoBL™) architecture eliminates dead cycles	Original	PDF	CY7C1471BV33 CY7C1473BV33 72-Mbit
Untitled Abstract: No abstract text available Text: CY7C1471BV33 CY7C1473BV33 72-Mbit 2 M x 36/4 M × 18 Flow-Through SRAM with NoBL Architecture 72-Mbit (2 M × 36/4 M × 18) Flow-Through SRAM with NoBL™ Architecture Features Functional Description • No bus latency™ (NoBL™) architecture eliminates dead cycles	Original	PDF	CY7C1471BV33 CY7C1473BV33 72-Mbit CY7C1473BV33
CY7C1471BV33-133BZI Abstract: gic 1990 AN1064 CY7C1473BV33 Text: CY7C1471BV33 CY7C1473BV33, CY7C1475BV33 72-Mbit 2M x 36/4M x 18/1M x 72 Flow-Through SRAM with NoBL Architecture Features Functional Description • No Bus Latency™ (NoBL™) architecture eliminates dead cycles between write and read cycles ■ Supports up to 133 MHz bus operations with zero wait states	Original	PDF	CY7C1471BV33 CY7C1473BV33, CY7C1475BV33 72-Mbit 36/4M 18/1M CY7C1471BV33, CY7C1471BV33-133BZI gic 1990 AN1064 CY7C1473BV33
Untitled Abstract: No abstract text available Text: CY7C1471BV33, CY7C1473BV33, CY7C1475BV33 72-Mbit 2 M x 36/4 M × 18/1 M × 72 Flow-Through SRAM with NoBL Architecture Features Functional Description • No bus latency™ (NoBL™) architecture eliminates dead cycles between write and read cycles ■	Original	PDF	CY7C1471BV33, CY7C1473BV33, CY7C1475BV33 72-Mbit CY7C1475BV33 36/4M 18/1M
Untitled Abstract: No abstract text available Text: CY7C1471BV33 CY7C1473BV33 CY7C1475BV33 72-Mbit 2 M x 36/4 M × 18/1 M × 72 Flow-Through SRAM with NoBL Architecture 72-Mbit (2 M × 36/4 M × 18/1 M × 72) Flow-Through SRAM with NoBL™ Architecture Features Functional Description • No bus latency™ (NoBL™) architecture eliminates dead cycles	Original	PDF	CY7C1471BV33 CY7C1473BV33 CY7C1475BV33 72-Mbit CY7C1471BV33, CY7C1473BV33, CY7C1475BV33