Untitled
Abstract: No abstract text available
Text: CY7C1444AV33 CY7C1445AV33 36-Mbit 1M x 36/2M x 18 Pipelined DCD Sync SRAM Functional Description[1] Features • Supports bus operation up to 250 MHz • Available speed grades are 250, 200, and 167 MHz • Registered inputs and outputs for pipelined operation
|
Original
|
CY7C1444AV33
CY7C1445AV33
36-Mbit
36/2M
250-MHz
CY7C1444AV33,
CY7C1445AV33
l2006-2010.
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CY7C1444AV33 CY7C1445AV33 36-Mbit 1 M x 36/2 M × 18 Pipelined DCD Sync SRAM 36-Mbit (1 M × 36/2 M × 18) Pipelined DCD Sync SRAM Features Functional Description • Supports bus operation up to 250 MHz ■ Available speed grades are 250, 200, and 167 MHz
|
Original
|
CY7C1444AV33
CY7C1445AV33
36-Mbit
CY7C1444AV33/CY7C1445AV33
|
PDF
|
CY7C1444AV33
Abstract: CY7C1445AV33
Text: CY7C1444AV33 CY7C1445AV33 36-Mbit 1M x 36/2Mx 18 Pipelined DCD Sync SRAM Functional Description[1] Features • Supports bus operation up to 250 MHz • Available speed grades are 250, 200, and 167 MHz • Registered inputs and outputs for pipelined operation
|
Original
|
CY7C1444AV33
CY7C1445AV33
36-Mbit
36/2Mx
250-MHz
CY7C1444AV33/CY7C1445AV33
36/2M
CY7C1444AV33
CY7C1445AV33
|
PDF
|
CY7C1444AV33
Abstract: CY7C1445AV33
Text: CY7C1444AV33 CY7C1445AV33 36-Mbit 1 M x 36/2 M × 18 Pipelined DCD Sync SRAM 36-Mbit (1 M × 36/2 M × 18) Pipelined DCD Sync SRAM Features Functional Description • Supports bus operation up to 250 MHz ■ Available speed grades are 250, 200, and 167 MHz
|
Original
|
CY7C1444AV33
CY7C1445AV33
36-Mbit
250-MHz
CY7C1444AV33
CY7C1445AV33
|
PDF
|
CY7C1444AV33
Abstract: CY7C1445AV33
Text: CY7C1444AV33 CY7C1445AV33 PRELIMINARY 36-Mbit 1M x 36/2Mx 18 Pipelined DCD Sync SRAM Functional Description[1] Features • Supports bus operation up to 250 MHz • Available speed grades are 250, 200 and 167 MHz • Registered inputs and outputs for pipelined operation
|
Original
|
CY7C1444AV33
CY7C1445AV33
36-Mbit
36/2Mx
250-MHz
CY7C1444AV33/CY7C1445AV33
100-Pin
CY7C1444AV33
CY7C1445AV33
|
PDF
|
CY7C1444AV33
Abstract: CY7C1445AV33
Text: CY7C1444AV33 CY7C1445AV33 36-Mbit 1M x 36/2Mx 18 Pipelined DCD Sync SRAM Functional Description[1] Features • Supports bus operation up to 250 MHz • Available speed grades are 250, 200, and 167 MHz • Registered inputs and outputs for pipelined operation
|
Original
|
CY7C1444AV33
CY7C1445AV33
36-Mbit
36/2Mx
250-MHz
CY7C1444AV33/CY7C1445AV33
36/2M
CY7C1444AV33
CY7C1445AV33
|
PDF
|
CY7C1444AV33
Abstract: CY7C1445AV33
Text: CY7C1444AV33 CY7C1445AV33 36-Mbit 1M x 36/2Mx 18 Pipelined DCD Sync SRAM Functional Description[1] Features • Supports bus operation up to 250 MHz • Available speed grades are 250, 200, and 167 MHz • Registered inputs and outputs for pipelined operation
|
Original
|
CY7C1444AV33
CY7C1445AV33
36-Mbit
36/2Mx
250-MHz
CY7C1444AV33/CY7C1445AV33
36/2M
CY7C1444AV33
CY7C1445AV33
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CY7C1444AV33 CY7C1445AV33 PRELIMINARY 36-Mbit 1M x 36/2Mx 18 Pipelined DCD Sync SRAM Functional Description[1] Features • Supports bus operation up to 250 MHz • Available speed grades are 250, 200 and 167 MHz • Registered inputs and outputs for pipelined operation
|
Original
|
CY7C1444AV33
CY7C1445AV33
36-Mbit
36/2Mx
250-MHz
200-MHz
167-MHz
100-Pin
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CY7C1444AV33 CY7C1445AV33 36-Mbit 1 M x 36/2 M × 18 Pipelined DCD Sync SRAM 36-Mbit (1 M × 36/2 M × 18) Pipelined DCD Sync SRAM Features Functional Description[1] • Supports bus operation up to 250 MHz ■ Available speed grades are 250, 200, and 167 MHz
|
Original
|
CY7C1444AV33
CY7C1445AV33
36-Mbit
CY7C1444AV33/CY7C1445AV33
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CY7C1444AV33 CY7C1445AV33 36-Mbit 1M x 36/2Mx 18 Pipelined DCD Sync SRAM Functional Description[1] Features • Supports bus operation up to 250 MHz • Available speed grades are 250, 200, and 167 MHz • Registered inputs and outputs for pipelined operation
|
Original
|
CY7C1444AV33
CY7C1445AV33
36-Mbit
36/2Mx
250-MHz
200-MHz
167-MHz
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CY7C1444AV33 36-Mbit 1 M x 36 Pipelined DCD Sync SRAM 36-Mbit (1 M × 36) Pipelined DCD Sync SRAM Functional Description Features • Supports bus operation up to 167 MHz ■ Available speed grade is 167 MHz ■ Registered inputs and outputs for pipelined operation
|
Original
|
CY7C1444AV33
36-Mbit
167-MHz
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CY7C1444AV33 36-Mbit 1 M x 36 Pipelined DCD Sync SRAM 36-Mbit (1 M × 36) Pipelined DCD Sync SRAM Features Functional Description • Supports bus operation up to 250 MHz ■ Available speed grades are 250 MHz and 167 MHz ■ Registered inputs and outputs for pipelined operation
|
Original
|
CY7C1444AV33
36-Mbit
CY7C1444AV33
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CY7C1444AV33 36-Mbit 1 M x 36 Pipelined DCD Sync SRAM 36-Mbit (1 M × 36) Pipelined DCD Sync SRAM Features Functional Description • Supports bus operation up to 167 MHz ■ Available speed grade is 167 MHz ■ Registered inputs and outputs for pipelined operation
|
Original
|
CY7C1444AV33
36-Mbit
CY7C1444AV33
|
PDF
|
CY7C1338-100AXC
Abstract: gvt7164d32q-6 CY7C1049BV33-12VXC CY7C1363C-133AC CY7C1021DV33-12ZXC CY7C1460AV25-200AXC CY7C1338G-100AC CY7C1041V33-12ZXC CY7C1460V33-200AXC CY7C1021DV33-10ZXC
Text: CYPRESS / GALVANTECH # - Connect pin 14 FT pin to Vss CY7C1019BV33-15VC GS71108AJ-12 & - Does not support 1.8V I/O CY7C1019BV33-15VXC GS71108AGJ-12 * - Tie down extra four I/Os with resistor CY7C1019BV33-15ZC GS71108ATP-12 CY7C1019BV33-15ZXC GS71108AGP-12
|
Original
|
CY7C1019BV33-15VC
GS71108AJ-12
CY7C1019BV33-15VXC
GS71108AGJ-12
CY7C1019BV33-15ZC
GS71108ATP-12
CY7C1019BV33-15ZXC
GS71108AGP-12
CY7C1019CV33-10VC
GS71108AJ-10
CY7C1338-100AXC
gvt7164d32q-6
CY7C1049BV33-12VXC
CY7C1363C-133AC
CY7C1021DV33-12ZXC
CY7C1460AV25-200AXC
CY7C1338G-100AC
CY7C1041V33-12ZXC
CY7C1460V33-200AXC
CY7C1021DV33-10ZXC
|
PDF
|
|