Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    CY7C1313V18 Search Results

    SF Impression Pixel

    CY7C1313V18 Price and Stock

    Rochester Electronics LLC CY7C1313V18-167BZC

    IC SRAM 18MBIT PAR 165FBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey CY7C1313V18-167BZC Bulk 447 13
    • 1 -
    • 10 -
    • 100 $23.95
    • 1000 $23.95
    • 10000 $23.95
    		Buy Now

    Rochester Electronics LLC CY7C1313V18-200BZC

    IC SRAM 18MBIT PARALLEL 165FBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey CY7C1313V18-200BZC Bulk 13
    • 1 -
    • 10 -
    • 100 $24.56
    • 1000 $24.56
    • 10000 $24.56
    		Buy Now

    Infineon Technologies AG CY7C1313V18-167BZC

    - Trays (Alt: CY7C1313V18-167BZC)
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Avnet Americas CY7C1313V18-167BZC Tray 4 Weeks 16
    • 1 $24.19
    • 10 $24.19
    • 100 $21.65
    • 1000 $21.65
    • 10000 $21.65
    		Buy Now

    Infineon Technologies AG CY7C1313V18-200BZC

    - Trays (Alt: CY7C1313V18-200BZC)
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Avnet Americas CY7C1313V18-200BZC Tray 4 Weeks 15
    • 1 $24.8
    • 10 $24.8
    • 100 $22.2
    • 1000 $22.2
    • 10000 $22.2
    		Buy Now

    Cypress Semiconductor CY7C1313V18-200BZC

    QDR SRAM, 1MX18, 0.45NS, CMOS, PBGA165
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Quest Components CY7C1313V18-200BZC 50
    • 1 $20.553
    • 10 $20.553
    • 100 $19.7625
    • 1000 $19.7625
    • 10000 $19.7625
    		Buy Now
    CY7C1313V18-200BZC 4
    • 1 $31.62
    • 10 $31.62
    • 100 $31.62
    • 1000 $31.62
    • 10000 $31.62
    		Buy Now
    Rochester Electronics CY7C1313V18-200BZC 341 1
    • 1 $24.8
    • 10 $24.8
    • 100 $23.31
    • 1000 $21.08
    • 10000 $21.08
    		Buy Now
    Find more CY7C1313V18 price and stock on Findchips.com

    CY7C1313V18 Datasheets (3)

    Part ECAD Model Manufacturer Description Curated Type PDF
    CY7C1313V18 Cypress Semiconductor 18-Mbit QDR -II SRAM 4-Word Burst Architecture Original PDF
    CY7C1313V18-167BZC Cypress Semiconductor 18-Mbit QDR -II SRAM 4-Word Burst Architecture Original PDF
    CY7C1313V18-200BZC Cypress Semiconductor 18-Mbit QDR -II SRAM 4-Word Burst Architecture Original PDF

    CY7C1313V18 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    CY7C1311V18

    Abstract: CY7C1313V18 CY7C1315V18
    Text: CY7C1311V18 CY7C1313V18 CY7C1315V18 PRELIMINARY 18-Mb QDR -II SRAM 4-Word Burst Architecture Features Functional Description • Separate Independent Read and Write Data Ports — Supports concurrent transactions • 250-MHz Clock for High Bandwidth • Four-word Burst for reducing address bus frequency


    Original     		PDF CY7C1311V18 CY7C1313V18 CY7C1315V18 18-Mb 250-MHz CY7C1311V18/CY7C1313V18/CY7C1315V18 CY7C1311V18 CY7C1313V18 CY7C1315V18

    3N50

    Abstract: CY7C1311V18 CY7C1313V18 CY7C1315V18
    Text: CY7C1311V18 CY7C1313V18 CY7C1315V18 18-Mbit QDR -II SRAM 4-Word Burst Architecture Features Functional Description • Separate Independent Read and Write Data Ports — Supports concurrent transactions • 250-MHz Clock for High Bandwidth • 4-Word Burst for reducing address bus frequency


    Original     		PDF CY7C1311V18 CY7C1313V18 CY7C1315V18 18-Mbit 250-MHz 3N50 CY7C1311V18 CY7C1313V18 CY7C1315V18

    CY7C1311V18

    Abstract: CY7C1313V18 CY7C1315V18
    Text: CY7C1311V18 CY7C1313V18 CY7C1315V18 18-Mbit QDR -II SRAM 4-Word Burst Architecture Features Functional Description • Separate Independent Read and Write Data Ports — Supports concurrent transactions • 250-MHz Clock for High Bandwidth • 4-Word Burst for reducing address bus frequency


    Original     		PDF CY7C1311V18 CY7C1313V18 CY7C1315V18 18-Mbit 250-MHz CY7C1311V18 CY7C1313V18 CY7C1315V18

    CY7C13X

    Abstract: CY7C1311V18 CY7C1313V18 CY7C1315V18 BB165 CY7C1313
    Text: 311V18 CY7C1311V18 CY7C1313V18 CY7C1315V18 ADVANCE INFORMATION 18-Mb 4-Word Burst SRAM with QDR -II ArchitecFeatures Functional Description • Separate Independent Read and Write Data Ports — Supports concurrent transactions • 300-MHz Clock for High Bandwidth


    Original     		PDF 311V18 CY7C1311V18 CY7C1313V18 CY7C1315V18 18-Mb 300-MHz CY7C1311V18/CY7C1313V18/CY7C1315V18 CY7C13X CY7C1311V18 CY7C1313V18 CY7C1315V18 BB165 CY7C1313

    Untitled

    Abstract: No abstract text available
    Text: CY7C1311V18 CY7C1313V18 CY7C1315V18 18-Mb QDR -II SRAM 4-Word Burst Architecture Features Functional Description • Separate Independent Read and Write Data Ports — Supports concurrent transactions • 250-MHz Clock for High Bandwidth • 4-Word Burst for reducing address bus frequency


    Original     		PDF CY7C1311V18 CY7C1313V18 CY7C1315V18 18-Mb 250-MHz Page10)

    EP1S60

    Abstract: No abstract text available
    Text: Section III. Memory This section provides information about the supported external memory interfaces and the TriMatrix memory structure in Stratix GX and Stratix devices. This section includes the following chapters: Revision History • Chapter 14, TriMatrix Embedded Memory Blocks in


    Original     		PDF Hz/400 EP1S60

    Broken Conductor Detection for Overhead Line Distribution System

    Abstract: verilog code for CORDIC to generate sine wave verilog code for cordic algorithm for wireless la TXC 13.56 sma diode h5c intel 945 motherboard schematic diagram 2005Z fet k241 EARTH LEAKAGE RELAY diagram schematic diagram for panasonic inverter air cond
    Text: Stratix GX Device Handbook, Volume 1 101 Innovation Drive San Jose, CA 95134 408 544-7000 www.altera.com SGX5V1-1.2 Copyright 2006 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and


    Original     		PDF

    cd 1619 CP

    Abstract: RX SOP 1738 bc 494 b f.m transmitter Schematics AL 1450 DV hp 2212 sdc 2025 AL 2450 dv circuit diagram toggle switches 2041 BY TRANSISTOR BC 187 vhdl code for 16 prbs generator
    Text: Stratix II GX Device Handbook, Volume 1 101 Innovation Drive San Jose, CA 95134 www.altera.com SIIGX5V1-4.2 Copyright 2007 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and


    Original     		PDF

    CQ 419

    Abstract: EP2S15 EP2S180 EP2S30 EP2S60 EP2S90
    Text: Section III. Memory This section provides information on the TriMatrix embedded memory blocks internal to Stratix II GX devices and the supported external memory interfaces. This section contains the following chapters: Revision History Altera Corporation


    Original     		PDF

    mercury motherboards regulator ic

    Abstract: TRANSISTOR SUBSTITUTION DATA BOOK 1993 CORDIC to generate sine wave fpga verilog code for CORDIC to generate sine wave verilog code for cdma transmitter vhdl code for cordic intel atom microprocessor verilog code for 2D linear convolution filtering mercury computer motherboard sumida inverter IV
    Text: Stratix Device Handbook, Volume 2 101 Innovation Drive San Jose, CA 95134 408 544-7000 http://www.altera.com S5V2-3.5 Copyright 2006 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and


    Original     		PDF EL7551C EL7564C EL7556BC EL7562C EL7563C mercury motherboards regulator ic TRANSISTOR SUBSTITUTION DATA BOOK 1993 CORDIC to generate sine wave fpga verilog code for CORDIC to generate sine wave verilog code for cdma transmitter vhdl code for cordic intel atom microprocessor verilog code for 2D linear convolution filtering mercury computer motherboard sumida inverter IV

    CYPRESS CROSS REFERENCE dual port sram

    Abstract: EP1S60
    Text: Section II. Memory This section provides information on the TriMatrix Embedded Memory blocks internal to Stratix devices and the supported external memory interfaces. It contains the following chapters: • Chapter 2, TriMatrix Embedded Memory Blocks in


    Original     		PDF Hz/400 CYPRESS CROSS REFERENCE dual port sram EP1S60

    altera stratix II fpga

    Abstract: DDR2 sdram pcb layout guidelines vhdl code for watchdog timer of ATM
    Text: Stratix II Device Handbook, Volume 2 101 Innovation Drive San Jose, CA 95134 www.altera.com SII5V2-4.3 Copyright 2007 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and


    Original     		PDF

    CQ 419

    Abstract: EP2S15 EP2S180 EP2S30 EP2S60 EP2S90
    Text: Section II. Memory This section provides information on the TriMatrix embedded memory blocks internal to Stratix II devices and the supported external memory interfaces. This section contains the following chapters: Revision History Altera Corporation


    Original     		PDF

    PC intel 945 MOTHERBOARD CIRCUIT diagram

    Abstract: verilog code for cordic algorithm TRANSISTOR SUBSTITUTION DATA BOOK 1993 intel 845 MOTHERBOARD pcb CIRCUIT diagram code for Discreet cosine Transform processor 945 mercury MOTHERBOARD CIRCUIT diagram 484BGA inverter PURE SINE WAVE schematic diagram intel 915 MOTHERBOARD pcb CIRCUIT diagram intel 845 MOTHERBOARD SERVICE MANUAL
    Text: Stratix Device Handbook, Volume 1 101 Innovation Drive San Jose, CA 95134 408 544-7000 http://www.altera.com S5V1-3.4 Copyright 2006 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and


    Original     		PDF EL7551C EL7564C EL7556BC EL7562C EL7563C PC intel 945 MOTHERBOARD CIRCUIT diagram verilog code for cordic algorithm TRANSISTOR SUBSTITUTION DATA BOOK 1993 intel 845 MOTHERBOARD pcb CIRCUIT diagram code for Discreet cosine Transform processor 945 mercury MOTHERBOARD CIRCUIT diagram 484BGA inverter PURE SINE WAVE schematic diagram intel 915 MOTHERBOARD pcb CIRCUIT diagram intel 845 MOTHERBOARD SERVICE MANUAL

    pin configuration of 7496 IC

    Abstract: TMS 3617 Transistor TT 2246 ttl to mini-lvds EP2C35F672 IC 4033 pin configuration EP2C20F256 CI 4017 combinational digital lock circuit projects EP2C8F256
    Text: Cyclone II Device Handbook, Volume 1 101 Innovation Drive San Jose, CA 95134 www.altera.com CII5V1-3.2 Copyright 2007 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and


    Original     		PDF

    CQ 419

    Abstract: CYPRESS CROSS REFERENCE dual port sram EP2S15 EP2S180 EP2S30 EP2S60 EP2S90
    Text: Section III. Memory This section provides information on the TriMatrix embedded memory blocks internal to Stratix II GX devices and the supported external memory interfaces. This section contains the following chapters: Revision History Altera Corporation


    Original     		PDF

    free transistor equivalent book

    Abstract: HD-SDI over sdh 3D123 CEI 23-16 Chapter 3 Synchronization diode handbook GX 010 texas handbook transistor DATA REFERENCE handbook vhdl code for 16 prbs generator
    Text: Stratix II GX Device Handbook, Volume 2 101 Innovation Drive San Jose, CA 95134 www.altera.com SIIGX5V2-4.3 Copyright 2007 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and


    Original     		PDF

    pin configuration of IC 1619

    Abstract: pin configuration for half adder U 1560 CQ 245 D 1609 VO A1 JD 1801 dct verilog code jd 1801 data sheet logic diagram to setup adder and subtractor LPM 562 force sensor sensor 3414
    Text: Stratix II Device Handbook, Volume 1 101 Innovation Drive San Jose, CA 95134 www.altera.com SII5V1-4.4 Copyright 2009 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and


    Original     		PDF

    EP2C5Q208C8

    Abstract: EP2C5T144 EP2C35F672
    Text: Cyclone II Device Handbook, Volume 1 Preliminary Information 101 Innovation Drive San Jose, CA 95134 408 544-7000 http://www.altera.com CII5V1-1.1 Copyright 2004 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and


    Original     		PDF EP2C50F484C6 EP2C50 EP2C50F484C7 EP2C50F484C8 EP2C50F672C6 EP2C50F672C7 EP2C50F672C8 EP2C5Q208C8 EP2C5T144 EP2C35F672

    transistor D 2395

    Abstract: bt 1690
    Text: Cyclone II Device Handbook, Volume 1 Preliminary Information 101 Innovation Drive San Jose, CA 95134 408 544-7000 http://www.altera.com CII5V1-2.2 Copyright 2005 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and


    Original     		PDF 896-Pin transistor D 2395 bt 1690

    Untitled

    Abstract: No abstract text available
    Text: Cyclone II Device Handbook, Volume 1 Preliminary Information 101 Innovation Drive San Jose, CA 95134 408 544-7000 http://www.altera.com CII5V1-2.1 Copyright 2005 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and


    Original     		PDF 896-Pin

    Untitled

    Abstract: No abstract text available
    Text: CY7C1317V18 CY7C1319V18 CY7C1321V18 PRELIMINARY 18-Mb DDR -II SRAM 4-Word Burst Architecture Features Functional Description • 18-Mb density 2M x 8, 1M x 18, 512K x 36 • 250-MHz clock for high bandwidth • 4-Word burst for reducing address bus frequency


    Original     		PDF CY7C1317V18 CY7C1319V18 CY7C1321V18 18-Mb 250-MHz p19V18/CY7C1321V18 BB165D BB165A

    DDR2 sdram pcb layout guidelines

    Abstract: CII51008-2 CII51009-3 CY7C1313V18 EP2C20 EP2C35 EP2C50 SSTL-18 fed board 512 812 CQ 817
    Text: Section III. Memory This section provides information on embedded memory blocks in Cyclone II devices and the supported external memory interfaces. This section includes the following chapters: Revision History Altera Corporation • Chapter 8, Cyclone II Memory Blocks


    Original     		PDF CII51008-2 DDR2 sdram pcb layout guidelines CII51009-3 CY7C1313V18 EP2C20 EP2C35 EP2C50 SSTL-18 fed board 512 812 CQ 817

    CQ 419

    Abstract: EP2S15 EP2S180 EP2S30 EP2S60 EP2S90
    Text: Section II. Memory This section provides information on the TriMatrix embedded memory blocks internal to Stratix II devices and the supported external memory interfaces. This section contains the following chapters: Revision History Altera Corporation


    Original     		PDF