C4466
Abstract: FG484 CQ256 FG144 D1425 ACTEL SI-SXA-APATQ100-A-KIT SI-SX72-ACQ256SFG484 A54SX72A C4002
Text: 0HFKDQLFDO 'UDZLQJV IRU WKH $GDSWHU %RDUG S/N Package Device Actel Part Number 1 CQ256 to FG484 For A54SX72A and RT54SX72S devices SI-SX72-CQ256SFG484 Ironwood Electronics Part Number: CQ256 to FG484 adapter for SX32 And SX72.pdf C4002
|
Original
|
PDF
|
CQ256
FG484
A54SX72A
RT54SX72S
SI-SX72-ACQ256SFG484
FG484
C4002
com/docs/sockets/CQ256FG484adaptSX32
C4466
FG144
D1425
ACTEL
SI-SXA-APATQ100-A-KIT
SI-SX72-ACQ256SFG484
C4002
|
antifuse programming technology
Abstract: 40MX 42MX A40MX02 A40MX04 A42MX09 A42MX16 A42MX24 A42MX36 42MX24
Text: v6.0 40MX and 42MX FPGA Families Fe a t ur es High C apaci t y • • • • • • Commercial, Military Temperature, and MIL-STD-883 Ceramic Packages Single-Chip ASIC Alternative 3,000 to 54,000 System Gates Up to 2.5 kbits Configurable Dual-Port SRAM
|
Original
|
PDF
|
MIL-STD-883
35-Bit
antifuse programming technology
40MX
42MX
A40MX02
A40MX04
A42MX09
A42MX16
A42MX24
A42MX36
42MX24
|
132-PIN CERAMIC PIN GRID ARRAY CPGA
Abstract: A3265DX Actel A1240 WD109 A1225XL A1240XL A1280XL A32100DX A32140DX A32200DX
Text: Integrator Series FPGAs – 1200XL and 3200DX Familes Features Cadence, Escalade, Exemplar, IST, Mentor Graphics, Synopsys and Viewlogic • JTAG 1149.1 Boundary Scan Testing High Capacity • • • • 2,500 to 40,000 logic gates Up to 4 Kbits configurable dual-port SRAM
|
Original
|
PDF
|
1200XL
3200DX
132-PIN CERAMIC PIN GRID ARRAY CPGA
A3265DX
Actel A1240
WD109
A1225XL
A1240XL
A1280XL
A32100DX
A32140DX
A32200DX
|
LGA 478 SOCKET PIN LAYOUT
Abstract: RTAX2000
Text: v5.2 RTAX-S/SL RadTolerant FPGAs Radiation Performance Leading-Edge Performance • • • • • • • • • • SEU-Hardened Registers Eliminate the Need for TripleModule Redundancy TMR – Immune to Single-Event Upsets (SEU) to LETTH > 37 MeV-cm2/mg
|
Original
|
PDF
|
TM1019
LGA 478 SOCKET PIN LAYOUT
RTAX2000
|
rt54sx32su
Abstract: RTSX72 RTSX32SU RTSX72-S
Text: Advanced v0.1 RTSX-SU RadTolerant FPGAs UMC u e Designed for Space • • • • • SEU-Hardened Registers Eliminate the Need to Implement Triple-Module Redundancy (TMR) – Immune to Single-Event Upsets (SEU) to LETth > 40 MeV-cm2/mg, – SEU Rate < 10–10 Upset/Bit-Day in Worst-Case
|
Original
|
PDF
|
TM1019
rt54sx32su
RTSX72
RTSX32SU
RTSX72-S
|
Untitled
Abstract: No abstract text available
Text: v2 . 1 RTSX-S RadTolerant FPGAs Designed for Space • • • • • SEU-Hardened Registers Eliminate the Need to Implement Triple-Module Redundancy TMR – Immune to Single-Event Upsets (SEU) to LETth > 40 MeV-cm2/mg, – SEU Rate < 10–10 Upset/Bit-Day in Worst-Case
|
Original
|
PDF
|
TM1019
|
actel 14100
Abstract: A1020B
Text: v3.0 RadTolerant FPGAs Fe a t ur es Gener al C har act er is t ics • 100% Resource Utilization with 100% Pin-Locking • Tested Total Ionizing Dose TID Survivability Level • Secure Programming Technology Prevents Reverse Engineering and Design Theft
|
Original
|
PDF
|
84-Pin,
132-Pin,
172-Pin,
196-Pin,
256-Pin
actel 14100
A1020B
|
CQFP 256 PIN actel
Abstract: No abstract text available
Text: Pr el i mi nar y v 1. 3 54SX Family FPGAs RadTolerant and HiRel Features • 100% Resource Utilization with 100% Pin Locking RadTolerant 54SX Family • Mixed Voltage Support—3.3V Operation with 5.0V Input Tolerance • Tested Total Ionizing Dose TID Survivability Level
|
Original
|
PDF
|
|
42MX16
Abstract: No abstract text available
Text: v6 .0 40MX and 42MX FPGA Families Features HiRel Features • High Capacity • • • • • • Commercial, Industrial, Automotive, and Military Temperature Plastic Packages Commercial, Military Temperature, and MIL-STD-883 Ceramic Packages QML Certification
|
Original
|
PDF
|
MIL-STD-883
42MX16
|
0116 solar 4 pins
Abstract: 8ag marking equivalent transistor A1020 y 7 b RH1280
Text: v 2. 0 Radiation-Hardened Field Programmable Gate Arrays Features • Guaranteed Total Dose Radiation Capability • Low Single Event Upset Susceptibility • High Dose Rate Survivability • Latch-Up Immunity Guaranteed • QML Qualified Devices • Commercial Devices Available for Prototyping and
|
Original
|
PDF
|
20-Pin
RH1020
RH1280
CQ208
CQ256,
0116 solar 4 pins
8ag marking
equivalent transistor A1020 y 7 b
|
RTSX32su
Abstract: Actel a54sx72a tid Silicon Sculptor II
Text: v2.2 RTSX-SU RadTolerant FPGAs UMC u e Designed for Space • • • • • SEU-Hardened Registers Eliminate the Need to Implement Triple-Module Redundancy (TMR) – Immune to Single-Event Upsets (SEU) to LETth > 40 MeV-cm2/mg, – SEU Rate < 10–10 Upset/Bit-Day in Worst-Case
|
Original
|
PDF
|
TM1019
RTSX32su
Actel a54sx72a tid
Silicon Sculptor II
|
RTAX2000
Abstract: rtax4000 CDB 455 C34 IO358 DIODE SMD V05 128X3
Text: v5.1 RTAX-S/SL RadTolerant FPGAs Radiation Performance Leading-Edge Performance • • • • • • • • • • SEU-Hardened Registers Eliminate the Need for TripleModule Redundancy TMR – Immune to Single-Event Upsets (SEU) to LETTH > 37 MeV-cm2/mg
|
Original
|
PDF
|
TM1019
RTAX2000
rtax4000
CDB 455 C34
IO358
DIODE SMD V05
128X3
|
Untitled
Abstract: No abstract text available
Text: Preliminary v1.2 RadTolerant RAD-PAK Field Programmable Gate Arrays Features Radiation Characteristics • RAD-PAK® Package Technology from Space Electronics, Inc. • Improved Total Ionizing Dose TID Survivability – Can Improve TID 2-10x Over Standard Package
|
Original
|
PDF
|
Can46
|
RTSX32su
Abstract: RTSX32SU CQ84 RTSX72SU
Text: v2.0 RTSX-SU RadTolerant FPGAs UMC u e Designed for Space • • • • • SEU-Hardened Registers Eliminate the Need to Implement Triple-Module Redundancy (TMR) – Immune to Single-Event Upsets (SEU) to LETth > 40 MeV-cm2/mg, – SEU Rate < 10–10 Upset/Bit-Day in Worst-Case
|
Original
|
PDF
|
TM1019
RTSX32su
RTSX32SU CQ84
RTSX72SU
|
|
|
Untitled
Abstract: No abstract text available
Text: v4.0 40MX and 42MX FPGA Families Features • QML Certification High Capacity • Ceramic Devices Available to DSCC SMD • • • • • Ease of Integration Single Chip ASIC Alternative 2,000 to 36,000 Available Logic Gates Up to 2.5 Kbits Configurable Dual-Port SRAM
|
Original
|
PDF
|
35-Bit
MIL-STD-883
|
A42MX24
Abstract: AC297 ACTEL PQ160 CQFP 256 PIN actel A1280XL 42MX ACTEL A1240xl A32140DX PQ208 adb 230 CQ256
Text: Application Note AC297 Migrating from 1200XL and 3200DX to 42MX FPGAs Overview This application note provides the information needed for seamless migration of a design from the 1200XL and 3200DX families to the 42MX family. The Actel 42MX device architecture is based on the Actel 1200XL and 3200DX families; thus, it shares the
|
Original
|
PDF
|
AC297
1200XL
3200DX
1200XL
A42MX24
AC297
ACTEL PQ160
CQFP 256 PIN actel
A1280XL
42MX
ACTEL A1240xl
A32140DX PQ208
adb 230
CQ256
|
RT54SX72SCQ208
Abstract: CQ208 AC195 SY-PQ208-2 A54SX72A-PQ208 ACTEL CCGA to FBGA Adapter RT54SX32SCQ208 RT54SX32S-CQ208 FG484 A54SX32APQ
Text: Application Note AC195 Prototyping for the RTSX-S Enhanced Aerospace FPGA Introduction Actel provides radiation-tolerant FPGAs for space applications. However, since the enhanced environmental properties of radiation tolerant devices are not required during prototyping, inexpensive
|
Original
|
PDF
|
AC195
RT54SX72SCQ208
CQ208
AC195
SY-PQ208-2
A54SX72A-PQ208
ACTEL CCGA to FBGA Adapter
RT54SX32SCQ208
RT54SX32S-CQ208
FG484
A54SX32APQ
|
Actel A1225
Abstract: PL84 A1240XL actel a1240 A32140 PQ100C Cadence TQ176 PG176
Text: ^ c te l - w Integrator Series FPGAs: 1200XL and 3200DX Famüies Features a 4 L. ¡§ Cadence, Escalade, Exemplar, 1ST, Mentor Graphics, Synopsvs, and Viewlogic. High C a p a c ity • IEEE Standard 1149.1 JTAG Boundary Scan Testing.
|
OCR Scan
|
PDF
|
1200XL
3200DX
A1225
A1240
A3265
A1280
A32100
A32140
Actel A1225
PL84
A1240XL
actel a1240
PQ100C
Cadence
TQ176
PG176
|
FP160
Abstract: No abstract text available
Text: 1-278 o o o o o o o o o o o o ov o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o
|
OCR Scan
|
PDF
|
MO-136
FP160
|
Untitled
Abstract: No abstract text available
Text: Integrator Series FPGAs - 1200XL and 3200DX Famüies Features Cadence, Escalade, Exemplar, 1ST, M entor Graphics, Synopsys and Viewlogic High C a p a c ity • JTAG1149.1 Boundary Scan Testing • 2,500 to 40,000 logic gates • Up to 4 Kbits configurable dual-port SRAM
|
OCR Scan
|
PDF
|
1200XL
3200DX
JTAG1149
MO-136
|
CO-255
Abstract: No abstract text available
Text: High Frequency High S tab ility TCXOs CO-256 SERIES CO-255 SERIES -H « I*PBEÛ.AOJ. ACCESS COVER SCREW -m l n r m u 1 ,-7 , (SWA) .63 L - I. 2 0 - » ! - 6 - 3 2 UNC2A STUDS (4 PLACES} -» I U -.2 6 CO-856 SERIES Features * Frequencies to 1 GHz • High stability to ± 1x1 O'7
|
OCR Scan
|
PDF
|
CO-255
CO-256
CO-856
CQ-256A57:
C0-25BA17:
C0-256B16:
C0-25BB57:
C0-256B27:
|
Untitled
Abstract: No abstract text available
Text: Æ ic te - m ! v 2 .0 Radiation-Hardened Field Programmable Gate Arrays Features Guaranteed Total Dose Radiation Capability Low Single Event Upset Susceptibility High Dose Rate Survivability Latch-Up Im m unity Guaranteed QML Qualified Devices
|
OCR Scan
|
PDF
|
RH1020
RH1280
CCS08and
CQ256,
|
RA 8040
Abstract: transistor SMD c5c phl 409 64x4 memory SMD cq 603 transistor BIM G18 Y1 smd transistor asy CQ256
Text: m e te ! v3 .0 - m 40MX and 42MX Families FPGAs F e a tu re s • QML Certification H ig h C a p a c ity • Ceramic Devices Available to DSCC SMD • Single Chip ASIC Alternative E a s e o f In t e g r a tio n • 2,000 to 36,000 Available Logic Gates
|
OCR Scan
|
PDF
|
PBGA272
RA 8040
transistor SMD c5c
phl 409
64x4 memory
SMD cq 603 transistor
BIM G18 Y1
smd transistor asy
CQ256
|
GHL 8
Abstract: FPGA 144 CPGA 172 PLCC ASIC actel a1240 a1280xlf
Text: Integrator SeriesFPGAs: 1200XL and 3200DX Families Features Cadence, Escalade, E xem plar, 1ST, M e n to r G raphics, Synopsys, and V iew logic. High C a p a c i t y • • 2,500 to 40,000 Logic Gates • Up to 4 K b its C o n fig u ra b le D ual-Port SRAM
|
OCR Scan
|
PDF
|
1200XL
3200DX
1200XL
3200DX
GHL 8
FPGA 144 CPGA 172 PLCC ASIC
actel a1240
a1280xlf
|
