Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    CLKA22 Search Results

    CLKA22 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    pin connection lvds cable samsung

    Abstract: LTM213U6-L01 pin connection lvds cable samsung lvds 40 pin samsung LVDS 30 PIN cable samsung lvds samsung 30 pin lvds diagram FI-X30H lvds cable samsung TXA028
    Text: TOLERANCE: CONNECTION DIAGRAM: +10mm -10mm 30 30 GND4 29 TXA028 TXA0+ 27 TXA126 TXA1+ 25 TXA224 TXA2+ 23 CLKA22 CLKA+ 21 TXA320 TXA3+ 19 GND3 18 GND2 17 TXB016 TXB0+ 15 TXB114 TXB1+ 13 TXB212 TXB2+ 11 CLKB10 CLKB+ 9 TXB38 TXB3+ 7 GND1 6 5 5VLCD4 4 5VLCD3 3


    Original     		PDF -10mm TXA028 TXA126 TXA224 CLKA22 TXA320 TXB016 TXB114 TXB212 CLKB10 pin connection lvds cable samsung LTM213U6-L01 pin connection lvds cable samsung lvds 40 pin samsung LVDS 30 PIN cable samsung lvds samsung 30 pin lvds diagram FI-X30H lvds cable samsung TXA028

    FS23

    Abstract: ICS91309 fs13 05
    Text: ICS91309 Integrated Circuit Systems, Inc. High Performance Communication Buffer General Description Features The ICS91309 is a high performance, low skew, low jitter zero delay buffer. It uses a phase lock loop PLL technology to align, in both phase and frequency, the REF


    Original     		PDF ICS91309 ICS91309 MO-153 ICS91309yGLF-T 0093G--02/11/04 FS23 fs13 05

    Untitled

    Abstract: No abstract text available
    Text: ASMP5P2304A November 2003 rev 1.1 3.3 V Zero Delay Buffer Features ƒ Zero input - output propagation delay, adjustable by capacitive load on FBK input. ƒ Multiple configurations - Refer “ASM5P2304A Configurations Table”. ƒ Input frequency range: 10MHz to 133MHz


    Original     		PDF ASM5P2304A 10MHz 133MHz 150-mil

    Untitled

    Abstract: No abstract text available
    Text: ICS91309I Integrated Circuit Systems, Inc. Preliminary Product Preview High Performance Communication Buffer General Description Features The ICS91309I is a high performance, low skew, low jitter zero delay buffer. It uses a phase lock loop PLL technology to align, in both phase and frequency, the REF


    Original     		PDF ICS91309I ICS91309I MO-153 ICS91309yGI-T 770A--04/29/03

    ASM5P23S04A-1

    Abstract: ASM5P23S04A-1H ASM5P23S04A-2 ASM5P23S04A-2H
    Text: ASM5P23S04A September 2005 rev 1.3 3.3V ‘SpreadTrak’ Zero Delay Buffer Features ƒ ƒ the REF pin. The PLL feedback is required to be driven to Zero input - output propagation delay, adjustable FBK pin, and can be obtained from one of the outputs. The


    Original     		PDF ASM5P23S04A 250pS, 200pS. 15MHz 133MHz ASM5P23S04A ASM5P23S04A-1 ASM5P23S04A-1H ASM5P23S04A-2 ASM5P23S04A-2H

    FS23

    Abstract: ICS91309
    Text: ICS91309 Integrated Circuit Systems, Inc. High Performance Communication Buffer General Description Features The ICS91309 is a high performance, low skew, low jitter zero delay buffer. It uses a phase lock loop PLL technology to align, in both phase and frequency, the REF


    Original     		PDF ICS91309 ICS91309 MO-153 91309yGLFT 0093H--12/09/08 FS23

    Untitled

    Abstract: No abstract text available
    Text: ASMP5P23S04A November 2006 rev 1.4 3.3V ‘SpreadTrak’ Zero Delay Buffer Features FBK pin, and can be obtained from one of the outputs. The • • Zero input - output propagation delay, adjustable input-to-output propagation delay is guaranteed to be less


    Original     		PDF ASMP5P23S04A ASM5P23S04A

    ASM5P23S04A-1

    Abstract: ASM5P23S04A-1H ASM5P23S04A-2 ASM5P23S04A-5H
    Text: ASMP5P23S04A August 2004 rev 2.0 3.3 V ‘SpreadTrak’ Zero Delay Buffer Features • Zero input - output propagation delay, adjustable by capacitive load on FBK input. • Multiple configurations - Refer “ASM5P23S04A Configurations Table”.  Input frequency range: 10MHz to 133MHz


    Original     		PDF ASMP5P23S04A ASM5P23S04A 10MHz 133MHz 150-mil ASM5P23S04A-1 ASM5P23S04A-1H ASM5P23S04A-2 ASM5P23S04A-5H

    ASM5P2304A-1

    Abstract: ASM5P2304A-1H ASM5P2304A-2
    Text: ASMP5P2304A August 2004 rev 2.0 3.3 V Zero Delay Buffer Features • Zero input - output propagation delay, adjustable by capacitive load on FBK input. • Multiple configurations - Refer “ASM5P2304A Configurations Table”.  Input frequency range: 10MHz to 133MHz


    Original     		PDF ASMP5P2304A ASM5P2304A 10MHz 133MHz 150-mil 250ps, 200ps. ASM5P2304A-1 ASM5P2304A-1H ASM5P2304A-2

    Untitled

    Abstract: No abstract text available
    Text: ICS91309 Integrated Circuit Systems, Inc. High Performance Communication Buffer General Description Features The ICS91309 is a high performance, low skew, low jitter zero delay buffer. It uses a phase lock loop PLL technology to align, in both phase and frequency, the REF


    Original     		PDF ICS91309 ICS91309 MO-153 ICS91309yGLF-T 0093Fâ

    Untitled

    Abstract: No abstract text available
    Text: DATA SHEET Freescale Semiconductor, Inc. Order number: MPC962304 Rev 0, 07/2004 TECHNICAL DATA MPC962304 3.3 V Zero Delay Buffer 3.3 V Zero Delay Buffer MPC962304 The MPC962304 is a 3.3 V Zero Delay Buffer designed to distribute high-speed clocks in PC, workstation, datacom, telecom and other highperformance applications. The MPC962304 uses an internal PLL and an


    Original     		PDF MPC962304 MPC962304 199707558G

    semi catalog

    Abstract: j510 Motorola transistor smd marking codes rf choke cross comparison books TTL catalog IC Data-book MPC930 MPC9449 MPC951 MPC952
    Text: Freescale Semiconductor Data Book. Advanced Clock Drivers. DL207 Rev. 2 8/2004 Advanced Clock Drivers Selector Guide 1 Clock Generator Data Sheets 2 QUICCClock Generator Data Sheets 3 Failover or Redundant Clock Data Sheets 4 Clock Synthesizer Data Sheets


    Original     		PDF DL207 xx/2004 semi catalog j510 Motorola transistor smd marking codes rf choke cross comparison books TTL catalog IC Data-book MPC930 MPC9449 MPC951 MPC952

    ASM5P2304A-1

    Abstract: ASM5P2304A-1H ASM5P2304A-2 ASM5P2304A-2H
    Text: ASM5P2304A November 2006 rev 1.5 3.3V Zero Delay Buffer Features • the REF pin. The PLL feedback is required to be driven to Zero input - output propagation delay, adjustable by capacitive load on FBK input. • be less than 200pS. Configurations Table”.


    Original     		PDF ASM5P2304A 200pS. 15MHz 133MHz 250pS, ASM5P2304A 500pS. ASM5P2304A-1 ASM5P2304A-1H ASM5P2304A-2 ASM5P2304A-2H

    Untitled

    Abstract: No abstract text available
    Text: ASMP5P2304B April 2005 rev 0.4 3.3V Zero Delay Buffer Features presented on the REF pin. The PLL feedback is required to be driven to FBK pin, and can be obtained from one of the • Zero input - output propagation delay, adjustable by capacitive load on FBK input.


    Original     		PDF ASM5P2304B 20MHz 200pS. 500pS. ASMP5P2304B 250pS,

    Untitled

    Abstract: No abstract text available
    Text: Freescale Semiconductor, Inc. TECHNICAL DATA 3.3 V Zero Delay Buffer The MPC962308 is a 3.3 V Zero Delay Buffer designed to distribute high-speed clocks in PC, workstation, datacom, telecom and other high-performance applications. The MPC962308 uses an internal PLL and an


    Original     		PDF MPC962308 150-mil 16-pin

    ASM5P23S04A-1

    Abstract: ASM5P23S04A-1H ASM5P23S04A-2 ASM5P23S04A-5H ASM5P23S04
    Text: ASMP5P23S04A November 2003 rev 1.0 3.3V ‘SpreadTrak’ Zero Delay Buffer Features FBK pin, and can be obtained from one of the outputs. The ƒ ƒ Zero input - output propagation delay, adjustable input-to-output propagation delay is guaranteed to be less


    Original     		PDF ASMP5P23S04A 250ps, ASM5P23S04A 200ps. 10MHz 133MHz ASM5P23S04A ASM5P23S04A-1 ASM5P23S04A-1H ASM5P23S04A-2 ASM5P23S04A-5H ASM5P23S04

    Untitled

    Abstract: No abstract text available
    Text: ASMP5P2304A June 2005 rev 3.16 3.3 V Zero Delay Buffer Features • Zero input - output propagation delay, adjustable by capacitive load on FBK input. • Multiple configurations - Refer “ASM5P2304A Configurations Table”.  Input frequency range: 10MHz to 133MHz


    Original     		PDF ASM5P2304A 10MHz 133MHz 150-mil

    Untitled

    Abstract: No abstract text available
    Text: ICS91309I Integrated Circuit Systems, Inc. Preliminary Product Preview High Performance Communication Buffer General Description Features The ICS91309I is a high performance, low skew, low jitter zero delay buffer. It uses a phase lock loop PLL technology to align, in both phase and frequency, the REF


    Original     		PDF ICS91309I ICS91309I MO-153 ICS91309yGI-T 770A--04/30/03

    CLKA42

    Abstract: No abstract text available
    Text: Freescale Semiconductor, Inc. TECHNICAL DATA 3.3 V Zero Delay Buffer Order number: MPC962308 Rev 3, 08/2004 MPC962308 The MPC962308 is a 3.3 V Zero Delay Buffer designed to distribute high-speed clocks in PC, workstation, datacom, telecom and other high-performance applications. The MPC962308 uses an internal PLL and an


    Original     		PDF MPC962308 150-mil 16-pin CLKA42

    MPC962308DT idt

    Abstract: No abstract text available
    Text: Freescale Semiconductor, Inc. TECHNICAL DATA 3.3 V Zero Delay Buffer 3.3 V Zero Delay Buffer The MPC962308 is a 3.3 V Zero Delay Buffer designed to distribute high-speed clocks in PC, workstation, datacom, telecom and other high-performance applications. The MPC962308 uses an internal PLL and an


    Original     		PDF MPC962308 MPC962308 199707558G MPC962308DT idt

    948F-01

    Abstract: CY2308 CY23S08 MPC962308
    Text: Freescale Semiconductor, Inc. MOTOROLA Order number: MPC962308 Rev 3, 08/2004 SEMICONDUCTOR TECHNICAL DATA 3.3 V Zero Delay Buffer The MPC962308 is a 3.3 V Zero Delay Buffer designed to distribute high-speed clocks in PC, workstation, datacom, telecom and other


    Original     		PDF MPC962308 MPC962308 948F-01 CY2308 CY23S08

    948F-01

    Abstract: CY2305 CY2309 CY23S05 CY23S09 MPC962305 MPC962309
    Text: Freescale Semiconductor, Inc. MOTOROLA Order number: MPC962305 Rev 5, 08/2004 SEMICONDUCTOR TECHNICAL DATA Low-Cost 3.3 V Zero Delay Buffer The MPC962309 is a zero delay buffer designed to distribute high-speed clocks. Available in a 16-pin SOIC or TSSOP package, the device accepts one


    Original     		PDF MPC962305 MPC962309 16-pin MPC962305 MPC96d 948F-01 CY2305 CY2309 CY23S05 CY23S09

    Untitled

    Abstract: No abstract text available
    Text: DATASHEET IDT2308B 3.3 VOLT ZERO DELAY CLOCK MULTIPLIER Description Features The IDT2308B is a high-speed phase-lock loop PLL clock multiplier. It is designed to address high-speed clock distribution and multiplication applications. The zero delay is achieved by aligning the phase between the incoming


    Original     		PDF IDT2308B

    Untitled

    Abstract: No abstract text available
    Text: ICS91309 Integrated Circuit Systems, Inc. High Performance Communication Buffer General Description Features The ICS91309 is a high performance, low skew, low jitter zero delay buffer. It uses a phase lock loop PLL technology to align, in both phase and frequency, the REF


    Original     		PDF ICS91309 ICS91309 MO-153 91309yGLFT 0093Hâ