CDC304
Abstract: SN74AS304
Text: CDC304 OCTAL DIVIDE-BY-2 CIRCUIT/CLOCK DRIVER SCAS325A – JULY 1990 – REVISED NOVEMBER 1995 D D D D D D D OR N PACKAGE TOP VIEW Replaces SN74AS304 Maximum Output Skew of 1 ns Maximum Pulse Skew of 1.5 ns TTL-Compatible Inputs and Outputs Center-Pin VCC and GND Configurations
|
Original
|
CDC304
SCAS325A
SN74AS304
300-mil
CDC304
SN74AS304
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CDC304 OCTAL DIVIDE-BY-2 CIRCUIT/CLOCK DRIVER SCAS325A – JULY 1990 – REVISED NOVEMBER 1995 D D D D D D D OR N PACKAGE TOP VIEW Replaces SN74AS304 Maximum Output Skew of 1 ns Maximum Pulse Skew of 1.5 ns TTL-Compatible Inputs and Outputs Center-Pin VCC and GND Configurations
|
Original
|
CDC304
SCAS325A
SN74AS304
300-mil
|
PDF
|
CDC304
Abstract: SN74AS304
Text: CDC304 OCTAL DIVIDEĆBYĆ2 CIRCUIT/CLOCK DRIVER SCAS325A − JULY 1990 − REVISED NOVEMBER 1995 D D D D D D D OR N PACKAGE TOP VIEW Replaces SN74AS304 Maximum Output Skew of 1 ns Maximum Pulse Skew of 1.5 ns TTL-Compatible Inputs and Outputs Center-Pin VCC and GND Configurations
|
Original
|
CDC304
SCAS325A
SN74AS304
300-mil
CDC304
SN74AS304
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CDC304 OCTAL DIVIDE-BY-2 C IR C U IT / C L O C K DRIVER SCAS325A - JULY 1990 - REVISED NOVEMBER 1995 D OR N P A C K A G E Replaces SN74A S304 TOP V IE W M axim um O utp u t Ske w of 1 ns M a x i m u m P u l s e S k e w o f 1. 5 n s Q3 [ 1 T TL -C o m p atible Inputs and Outputs
|
OCR Scan
|
CDC304
SCAS325A
SN74A
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CDC304 OCTAL DIVIDE-BY-2 CIRCUIT/CLOCK DRIVER SCAS325A - JULY 1990 - REVISED NOVEMBER 1995 D OR N PACKAGE {TOP VIEW Replaces SN74AS304 Maximum Output Skew of 1 ns Maximum Pulse Skew of 1.5 ns Q3 [ TTL-Compatible Inputs and Outputs Q 4[ 2 gnd[ 3 ONDI 4 Center-Pin Vcc and GND Configurations
|
OCR Scan
|
CDC304
SCAS325A
SN74AS304
300-mil
|
PDF
|
CDC304
Abstract: SN74AS304
Text: CDC304 OCTAL DIVIDE-BY-2 CIRCUIT/CLOCK DRIVER SCAS325A – JULY 1990 – REVISED NOVEMBER 1995 D D D D D D D OR N PACKAGE TOP VIEW Replaces SN74AS304 Maximum Output Skew of 1 ns Maximum Pulse Skew of 1.5 ns TTL-Compatible Inputs and Outputs Center-Pin VCC and GND Configurations
|
Original
|
CDC304
SCAS325A
SN74AS304
300-mil
CDC304
SN74AS304
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CDC304 OCTAL DIVIDE-BY-2 CIRCUIT/CLOCK DRIVER SCAS325 - JULY 1990 - REVISED MARCH 1994 Replaces SN74AS304 Maximum Output Skew of 1 ns Maximum Pulse Skew of 1.5 ns TTL-Compatlble Inputs and Outputs D OR N PACKAGE TOP VIEW Q3 [ 1 Q 4[ 2 Center-Pin Vcc and GND Configurations
|
OCR Scan
|
CDC304
SCAS325
SN74AS304
300-mll
|
PDF
|
CDC304
Abstract: SN74AS304 Q705
Text: CDC304 OCTAL DIVIDE-BY-2 CIRCUIT/CLOCK DRIVER S C A S 325 * * * * * Replaces SN74AS304 Maximum Output Skew of 1 ns Maximum Pulse Skew of 1.5 ns TTL-Compatible Inputs and Outputs
|
OCR Scan
|
CDC304
scas325
SN74AS304
300-mil
CDC304
Q705
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CDC304 OCTAL DIVIDE-BY-2 CIRCUIT/CLOCK DRIVER SCAS325A – JULY 1990 – REVISED NOVEMBER 1995 D D D D D D D OR N PACKAGE TOP VIEW Replaces SN74AS304 Maximum Output Skew of 1 ns Maximum Pulse Skew of 1.5 ns TTL-Compatible Inputs and Outputs Center-Pin VCC and GND Configurations
|
Original
|
CDC304
SCAS325A
SN74AS304
300-mil
|
PDF
|
CDC304
Abstract: SN74AS304
Text: CDC304 OCTAL DIVIDE-BY-2 CIRCUIT/CLOCK DRIVER SCAS325A – JULY 1990 – REVISED NOVEMBER 1995 D D D D D D D OR N PACKAGE TOP VIEW Replaces SN74AS304 Maximum Output Skew of 1 ns Maximum Pulse Skew of 1.5 ns TTL-Compatible Inputs and Outputs Center-Pin VCC and GND Configurations
|
Original
|
CDC304
SCAS325A
SN74AS304
300-mil
CDC304
SN74AS304
|
PDF
|
SN74F74
Abstract: CDC203 CDC204 CDC208 CDC303 CDC304 CDC328 CDC340 CDC341 CDC351
Text: EB 216 Taktverteilung in Systemen ohne PLL-Takttreiber Verfasser: Peter Forstner Datum: 03.01.95 Rev.: 1.0 Der vorliegende Bericht befaßt sich mit den Problemen von Taktverteilungen, klammert aber PLL-Takttreiber aus. Nach der Erläuterung der möglichen drei
|
Original
|
|
PDF
|
216E
Abstract: CDC203 CDC204 CDC208 CDC328 CDC340 CDC341 CDC351 SN74ABT244 SN74F74
Text: EB 216E Clock Signal Distribution in Systems without PLL Clock Drivers Author: Peter Forstner Date: 03.01.95 Rev.: 1.0 This Application Report discusses the problems of clock signal distribution, but does not cover the different aspects arising with PLL clock drivers. After an
|
Original
|
|
PDF
|
SN74ALVCH162245
Abstract: Schottky Barrier Diode Bus-Termination Array SN7400 CLOCKED SLLS210 SCAD001D TEXAS INSTRUMENTS SN7400 SERIES buffer SN74LVCC4245 sn74154 SDAD001C SN7497
Text: Section 4 Logic Selection Guide ABT – Advanced BiCMOS Technology . . . . . . . . . . . . . . . . . . . . . . . . . . 4–3 ABTE/ETL – Advanced BiCMOS Technology/ Enhanced Transceiver Logic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4–9
|
Original
|
|
PDF
|
SN74HC02 Spice model
Abstract: philips semiconductor data handbook SDAD001C SDFD001B SCAD001D SN7497 spice model SN74AHC14 spice Transistor Crossreference SLLS210 ci ttl sn74ls00
Text: LOGIC OVERVIEW 1 FUNCTIONAL INDEX 2 FUNCTIONAL CROSSĆREFERENCE 3 DEVICE SELECTION GUIDE 4 3 LOGIC SELECTION GUIDE FIRST QUARTER 1997 IMPORTANT NOTICE Texas Instruments TI reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest
|
Original
|
|
PDF
|
|
|
CDC204-7
Abstract: No abstract text available
Text: Contents Page CDC204, CDC204-7. 2-3 CDC208, CDC208-7. 2-9 CDC209, CDC209-7. 2-17
|
OCR Scan
|
CDC204,
CDC204-7.
CDC208,
CDC208-7.
CDC209,
CDC209-7.
CDC303
CDC304
CDC305
CDC337
CDC204-7
|
PDF
|
