C16550 Search Results

C16550 Price and Stock

Filter by Manufacturer


Rochester Electronics LLC PC16550DV SERIAL I/O CONTROLLER
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	PC16550DV	Tube	14,061		47	1 - 10 - 100 $6.39 1000 $6.39 10000 $6.39	Buy Now
	PC16550DV	Bulk	9,198		47	1 - 10 - 100 $6.39 1000 $6.39 10000 $6.39	Buy Now
Rochester Electronics LLC PC16550DVX SERIAL I/O CONTROLLER, 1 CHANNEL
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	PC16550DVX	Bulk	879		53	1 - 10 - 100 $5.67 1000 $5.67 10000 $5.67	Buy Now
	PC16550DVX	Bulk	850		53	1 - 10 - 100 $5.67 1000 $5.67 10000 $5.67	Buy Now
Texas Instruments PC16550DN IC UART WITH FIFO 40-DIP
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	PC16550DN	Tube				1 - 10 - 100 - 1000 - 10000 -	Buy Now
Texas Instruments PC16550DV IC UART WITH FIFO 44-PLCC
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	PC16550DV	Tube				1 - 10 - 100 - 1000 - 10000 -	Buy Now
Rochester Electronics	PC16550DV		14,061		1	1 $6.45 10 $6.45 100 $6.06 1000 $5.48 10000 $5.48	Buy Now
Win Source Electronics	PC16550DV		225			1 - 10 $8.125 100 $5.417 1000 $5.417 10000 $5.417	Buy Now
Texas Instruments PC16550DVX IC RCVR/TX UNIVER W/FIFO 44-PLCC
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	PC16550DVX	Reel				1 - 10 - 100 - 1000 - 10000 -	Buy Now
	PC16550DVX	Cut Tape				1 - 10 - 100 - 1000 - 10000 -	Buy Now
	PC16550DVX	Digi-Reel			1	1 $11.09 10 $11.09 100 $11.09 1000 $11.09 10000 $11.09	Buy Now
Rochester Electronics	PC16550DVX		850		1	1 $5.72 10 $5.72 100 $5.38 1000 $4.86 10000 $4.86	Buy Now

Find more C16550 price and stock on Findchips.com

C16550 Datasheets (1)

Part	ECAD Model	Manufacturer	Description	Curated	Datasheet Type	PDF
C16550		Xilinx	Telecomm/Datacomm, Other - Datasheet Reference		Original	PDF

C16550 Datasheets Context Search

Catalog Datasheet	MFG & Type	PDF	Document Tags
baud rate generator vhdl Abstract: testbench of a transmitter in verilog C16550 buffer register vhdl 16 byte register VERILOG Text: C16550 Universal Asynchronous Receiver/ Transmitter with FIFOs June 26, 2000 Product Specification AllianceCORE Facts CAST, Inc. 24 White Birch Drive Pomona, New York 10907 USA Phone: +1 914-354-4945 Fax: +1 914-354-0325 E-Mail: info@cast-inc.com URL: www.cast-inc.com	Original	PDF	C16550 6550A 16-byte baud rate generator vhdl testbench of a transmitter in verilog buffer register vhdl 16 byte register VERILOG
C16550 Abstract: XC4000XL buffer register vhdl Text: c16550.fm Page 1 Tuesday, October 6, 1998 11:35 AM C16550 Universal Asynchronous Receiver/Transmitter with FIFOs October 12, 1998 Product Specification AllianceCORE Facts CAST, Inc. 24 White Birch Drive Pomona, New York 10907 USA Phone: +1 914-354-4945	Original	PDF	c16550 6550A 16-byte XC4000XL buffer register vhdl
AM Transmitter block diagram Abstract: baud rate generator vhdl 16550A UART texas instruments fifo generator xilinx spartan chip select asynchronous fifo vhdl xilinx fifo vhdl UART using VHDL C16550 XC4000XL buffer register vhdl Text: c16550.fm Page 1 Tuesday, October 6, 1998 11:35 AM C16550 Universal Asynchronous Receiver/Transmitter with FIFOs October 12, 1998 Product Specification AllianceCORE Facts CAST, Inc. 24 White Birch Drive Pomona, New York 10907 USA Phone: +1 914-354-4945	Original	PDF	c16550 6550A 16-byte Program-7114 AM Transmitter block diagram baud rate generator vhdl 16550A UART texas instruments fifo generator xilinx spartan chip select asynchronous fifo vhdl xilinx fifo vhdl UART using VHDL XC4000XL buffer register vhdl
verilog code for 64 point fft Abstract: vhdl code for FFT 32 point verilog code for 256 point fft based on asic vhdl code for FFT based on distributed arithmetic verilog code for FFT 32 point 8255 interface with 8051 xilinx logicore core dds verilog code 16 bit processor fft XILINX vhdl code REED SOLOMON encoder decoder VHDL CODE FOR 8255 Text: 02 001-014_devsys.fm Page 5 Tuesday, March 14, 2000 10:55 AM IP Solutions: System-Level Designs for FPGAs R February 15, 2000 v3.0 2* Background Designers everywhere are using Xilinx FPGAs to implement system-level functions in demanding applications including communications, high-speed networking, image	Original	PDF	16-point 64-bit, PCI64 32-bit, PCI32 verilog code for 64 point fft vhdl code for FFT 32 point verilog code for 256 point fft based on asic vhdl code for FFT based on distributed arithmetic verilog code for FFT 32 point 8255 interface with 8051 xilinx logicore core dds verilog code 16 bit processor fft XILINX vhdl code REED SOLOMON encoder decoder VHDL CODE FOR 8255
EPF6016TC144-3 Abstract: relay Re 04501 re 04501 relay USART 8251 lms algorithm using vhdl code C8251 NEC RELAY 10PIN 5V 8251 uart vhdl PDN9516 verilog code for Modified Booth algorithm Text: Newsletter for Altera Customers ◆ Second Quarter ◆ May 1998 Altera Unveils FLEX 10KE Devices Altera recently unveiled enhanced versions of FLEX ␣ 10K embedded programmable logic devices— FLEX 10KE devices. Fabricated on a 0.25-µm, five-layer-metal process with a 2.5-V core, FLEX 10KE	Original	PDF	EPF10K100B EPF6016TC144-3 relay Re 04501 re 04501 relay USART 8251 lms algorithm using vhdl code C8251 NEC RELAY 10PIN 5V 8251 uart vhdl PDN9516 verilog code for Modified Booth algorithm
HDTV transmitter receivers block diagram Abstract: 20 channel GRAPHIC EQUALIZER eureka pci 64 10 channel GRAPHIC EQUALIZER block diagram graphic equalizer image processing DSP asic sican dsp adsl typical "bit error rate" MPEG-4 decoder receiver ADSL Modem circuit diagram Text: ¨ Megafunctions Selector Guide System-on-a-Programmable-Chip Solutions June 1999 Contents 2 Introduction to Altera Megafunctions 4 Digital Signal Processing Megafunctions 7 Communications Megafunctions 8 PCI & Other Bus Interface Megafunctions 10 Processor & Peripheral Megafunctions	Original	PDF	M-SG-MEGAFCTN-02 HDTV transmitter receivers block diagram 20 channel GRAPHIC EQUALIZER eureka pci 64 10 channel GRAPHIC EQUALIZER block diagram graphic equalizer image processing DSP asic sican dsp adsl typical "bit error rate" MPEG-4 decoder receiver ADSL Modem circuit diagram
v8 urisc Abstract: usb 2.0 implementation using verilog vhdl code for BCD to binary adder XF8255 vhdl code for 8-bit serial adder C2901 M8254 M8255 Distributors and Sales Partners XC4000 Text: CORE Solutions Overview R November 24, 1998 Version 2.0 2* Background The ASIC core industry has been developing for over a decade. Today there exists a wealth of intellectual property (IP) that is readily available from numerous sources. During this time, however, programmable logic did not have the	Original	PDF	li16-Tap, v8 urisc usb 2.0 implementation using verilog vhdl code for BCD to binary adder XF8255 vhdl code for 8-bit serial adder C2901 M8254 M8255 Distributors and Sales Partners XC4000
80C31 instruction set Abstract: xc2s200 pq208 xilinx code for 8-bit serial adder dvb-RCS transmitter XC2S50 driver PIC Microcontroller GSM Modem POS-PHY ATM format dvb-RCS modulator uart 16450 128-bit key generation matlab code for image enc Text: XILINX IP SELECTION GUIDE Implementation Example Function Communication & Networking BUFE-based Multiplexer Slice 3G FEC Package 3GPP Compliant Turbo Convolutional Decoder 3GPP Compliant Turbo Convolutional Encoder 3GPP Turbo Decoder 8b/10b Decoder 8b/10b Encoder	Original	PDF	8b/10b DO-DI-ADPCM32) DO-DI-ADPCM64) CC-201) CC-200) CRC10 CC-130) CRC32 CC-131) 80C31 instruction set xc2s200 pq208 xilinx code for 8-bit serial adder dvb-RCS transmitter XC2S50 driver PIC Microcontroller GSM Modem POS-PHY ATM format dvb-RCS modulator uart 16450 128-bit key generation matlab code for image enc
interfacing cpld xc9572 with keyboard Abstract: VERIFY 93K template 34992 XC95288XL evaluation board schematic XCR3032C XcxxX xilinx logicore core dds XC2S15-VQ100 creative labs model 3400 FXS-100 Text: The Programmable Logic Data Book 2000 R R , XC2064, NeoCAD PRISM, XILINX Block Letters , XC-DS501, NeoROUTE, XC3090, FPGA Architect, XC4005, FPGA Foundry, XC5210, Timing Wizard, NeoCAD, TRACE, NeoCAD EPIC, XACT are registered trademarks of Xilinx, Inc. , all XC-prefix product designations, AllianceCore, Alliance Series, BITA, CLC, Configurable Logic Cell, CoolRunner, Dual Block, EZTag, Fast CLK, FastCONNECT,	Original	PDF	XC2064, XC-DS501, XC3090, XC4005, XC5210, interfacing cpld xc9572 with keyboard VERIFY 93K template 34992 XC95288XL evaluation board schematic XCR3032C XcxxX xilinx logicore core dds XC2S15-VQ100 creative labs model 3400 FXS-100
sican Abstract: QQ P 358 C16550 EPF10K50E INL03994 microchannel V8-uRISC Text: メガファンクション・セレクタ・ガイド System-on-a-Programmable-Chipソリューション June 1999 目次 2 アルテラのメガファンクションについて 4 ディジタル信号処理用メガファンクション 7 コミュニケーション用メガファンクション	Original	PDF	20KFLEXFLEX 10KFLEX 10KEFLEX 8000FLEX 6000MAXMAX 9000MAX 7000MAX M-SG-MEGAFCTN-02/J sican QQ P 358 C16550 EPF10K50E INL03994 microchannel V8-uRISC
Peripheral interface 8279 notes Abstract: vhdl code for FFT 32 point verilog for 8 point fft in xilinx vhdl code for FFT based on distributed arithmetic verilog code for 256 point fft based on asic XILINX vhdl code REED SOLOMON encoder decoder verilog code for 64 point fft XCS40PQ208 verilog code of 16 bit comparator 8279 keyboard controller Text: IP Solutions: System-Level Designs for FPGAs R February 15, 2000 v3.0 2* Background Designers everywhere are using Xilinx FPGAs to implement system-level functions in demanding applications including communications, high-speed networking, image processing, and computing. Xilinx offers the industry’s largest selection of intellectual property (IP) cores, which	Original	PDF	16-point 64-bit, PCI64 32-bit, PCI32 Peripheral interface 8279 notes vhdl code for FFT 32 point verilog for 8 point fft in xilinx vhdl code for FFT based on distributed arithmetic verilog code for 256 point fft based on asic XILINX vhdl code REED SOLOMON encoder decoder verilog code for 64 point fft XCS40PQ208 verilog code of 16 bit comparator 8279 keyboard controller
SERVICE MANUAL OF FLUKE 175 Abstract: SHARP IC 701 I X11 dot led display large size with circuit diagram IR power mosfet switching power supply The 555 Timer Applications Sourcebook interfacing cpld xc9572 with keyboard distributed control system of power plant 100352 XC3090-100PG175 xc95144 pinout Text: R , XILINX, XACT, XC2064, XC3090, XC4005, XC-DS501, FPGA Architect, FPGA Foundry, NeoCAD, NeoCAD EPIC, NeoCAD PRISM, NeoROUTE, Plus Logic, Plustran, P+, Timing Wizard, and TRACE are registered trademarks of Xilinx, Inc. , all XC-prefix product designations, XACTstep, XACTstep Advanced, XACTstep Foundry, XACT-Floorplanner,	Original	PDF	XC2064, XC3090, XC4005, XC-DS501, SERVICE MANUAL OF FLUKE 175 SHARP IC 701 I X11 dot led display large size with circuit diagram IR power mosfet switching power supply The 555 Timer Applications Sourcebook interfacing cpld xc9572 with keyboard distributed control system of power plant 100352 XC3090-100PG175 xc95144 pinout
lEXRA lx5280 Abstract: Inventra M8051 Warp lx5280 8259 Programmable Interrupt Controller microcontroller 8052 m8051 warp gsm coding for 8051 microcontroller dvb-RCS internet Arasan interfacing 8051 with 300 GSM Modem datasheet Text: Intellectual Property Selector Guide IP Building Blocks for System-on-a-ProgrammableChip Solutions March 2001 Contents 2 Introduction to Altera Megafunctions 4 Signal Processing Megafunctions 7 Communications Megafunctions 10 PCI & Other Bus Interface Megafunctions	Original	PDF	M-SG-IP-01 lEXRA lx5280 Inventra M8051 Warp lx5280 8259 Programmable Interrupt Controller microcontroller 8052 m8051 warp gsm coding for 8051 microcontroller dvb-RCS internet Arasan interfacing 8051 with 300 GSM Modem datasheet
lms algorithm using verilog code Abstract: lms algorithm using vhdl code ATM machine working circuit diagram using vhdl verilog code for lms adaptive equalizer verilog code for lms adaptive equalizer for audio digital IIR Filter VHDL code 8086 microprocessor based project verilog DTMF decoder qpsk demodulation VHDL CODE verilog code for fir filter using DA Text: AMPP Catalog June 1998 About this Catalog June 1998 AMPP Catalog Contents This catalog provides information on Altera Megafunction Partners Program AMPPSM partners and provides descriptions of megafunctions from each AMPP partner. The information in this catalog is current as of	Original	PDF

opb875 Abstract: OPB871 Text: OPTEK Product Bulletin OPB 86O May 1993 Slotted Optical Switches Types O PB 86 O, OPB87Q Series ff ff Package L Package P Package T Features Absolute Maximum Ratings T a = 2 5 ° C u n le s s o th e rw is e noted • 0.125" w ide gap • C h o ice of aperture	OCR Scan	PDF	OPB860 OPB87Q opb875 OPB871

C16550 Search Results

C16550 Price and Stock

Rochester Electronics LLC PC16550DV

Rochester Electronics LLC PC16550DVX

Texas Instruments PC16550DN

Texas Instruments PC16550DV

Texas Instruments PC16550DVX

C16550 Datasheets (1)

C16550 Datasheets Context Search

baud rate generator vhdl

C16550

AM Transmitter block diagram

verilog code for 64 point fft

EPF6016TC144-3

HDTV transmitter receivers block diagram

v8 urisc

80C31 instruction set

interfacing cpld xc9572 with keyboard

sican

Peripheral interface 8279 notes

SERVICE MANUAL OF FLUKE 175

lEXRA lx5280

lms algorithm using verilog code

opb875