Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    ARM966E Search Results

    ARM966E Datasheets (3)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    ARM966E-S ARM Synthesizable macrocell combining an ARM processor with SRAM memory Original PDF
    ARM966E-S LSI Logic Microprocessor Core Original PDF
    ARM966E-S LSI Logic Microprocessor, 32-bit RISC Processor Cores Original PDF

    ARM966E Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    011U

    Abstract: LSI coreware library ARM11 lsi logic ARM11 "instruction set summary" armv5te cp14 ARM coprocessor
    Text: DATASHEET 0.11µ ARM966E-S Processor cw001163_1_0 October 2004 Preliminary DB08-000257-00 This document is preliminary. As such, it contains data derived from functional simulations and performance estimates. LSI Logic has not verified either the functional descriptions, or the electrical and mechanical specifications using


    Original     		PDF ARM966E-STM cw001163 DB08-000257-00 DB08-000257-00, ARM966E-S 011U LSI coreware library ARM11 lsi logic ARM11 "instruction set summary" armv5te cp14 ARM coprocessor

    ARM966E-S

    Abstract: ARMv5TE instruction set ARM9 A-18 CP15 ARM966E-S microcontroller MRC 452
    Text: ARM966E-S Rev 2 Technical Reference Manual Copyright 2000, 2002 ARM Limited. All rights reserved. ARM DDI 0213C ARM966E-S Technical Reference Manual Copyright © 2000, 2002 ARM Limited. All rights reserved. Release Information Change history Date Issue


    Original     		PDF ARM966E-S 0213C ARM966E-S ARMv5TE instruction set ARM9 A-18 CP15 ARM966E-S microcontroller MRC 452

    SSP0_MOSI, SSP mstr dat out

    Abstract: No abstract text available
    Text: STR91xFAxxx ARM966E-S 16/32-bit Flash MCU with Ethernet, USB, CAN, AC motor control, 4 timers, ADC, RTC, DMA Features • ■ 16/32-bit 96 MHz ARM9E based MCU – ARM966E-S RISC core: Harvard architecture, 5-stage pipeline, Tightly-Coupled Memories SRAM and Flash


    Original     		PDF STR91xFAxxx ARM966E-Sâ 16/32-bit ARM966E-S STR91xFA 32-bits KB/512 KB/128 LQFP80manner SSP0_MOSI, SSP mstr dat out

    practical applications of microprocessor

    Abstract: ARM966E-S J1850 ARM966E-STM
    Text: AIEC9 AIEC / ARM966E-S Microprocessor Core AIEC9 Product Overview Features The AIEC / ARM966E-S™ Microprocessor Core (AIEC9) is a high-performance, low-cost 32-bit microprocessor core that is intended as a platform for custom automotive System on Chip (SoC)


    Original     		PDF ARM966E-STM 32-bit practical applications of microprocessor ARM966E-S J1850

    str9 microcontroller

    Abstract: str9-comstick STR91 STR912F
    Text: STR9-COMSTICK Complete low-cost kit for evaluation and development of STR91xF networked embedded applications Data Brief Features • STR9-comStick with STR912F featuring ARM966E RISC core up to 96 MHz, 512 + 32Kbytes Flash and 96Kbytes RAM ■ 10/100 Ethernet, USB 2.0 full speed


    Original     		PDF STR91xF STR912F ARM966E® 32Kbytes 96Kbytes str9 microcontroller str9-comstick STR91

    AN2551

    Abstract: STR9 flash programming AT96
    Text: AN2551 Application note Configuring the STR91xFA MCU for optimum CPU performance Introduction The STR91xFA series of Flash MCUs is based on an ARM966E CPU core which executes code directly from its internal Flash memory at a rate of up to 96 MHz. To allow flexibility for


    Original     		PDF AN2551 STR91xFA ARM966E AN2551 STR9 flash programming AT96

    str912faw47

    Abstract: STR912FAW47X6 str912 Infrared Data Access 32x122 ARM str912 MCP67 TS487 STR910-EVAL EP947
    Text: UM0174 User manual STR910-EVAL evaluation board Introduction The STR910 evaluation board STR910-EVAL is a complete development platform for the STMicroelectronic’s ARM core-based STR91xF. Based on the ARM966ES core, the STR91xF includes Pre-fetch Queue and Branch cache, full speed USB 2.0 compatible port,


    Original     		PDF UM0174 STR910-EVAL STR910 STR910-EVAL) STR91xF. ARM966ES STR91xF STR910-EVAL STR910F str912faw47 STR912FAW47X6 str912 Infrared Data Access 32x122 ARM str912 MCP67 TS487 EP947

    PACKAGE LQFP128

    Abstract: STR911F STR91XFAW STR91xA STR912FAW46 str912faw47 STR911FA STR911 ARM966E-S LQFP128
    Text: STR91xFAxxx ARM966E-S 16/32-bit Flash MCU with Ethernet, USB, CAN, AC motor control, 4 timers, ADC, RTC, DMA Features • ■ 16/32-bit 96 MHz ARM9E based MCU – ARM966E-S RISC core: Harvard architecture, 5-stage pipeline, Tightly-Coupled Memories SRAM and Flash


    Original     		PDF STR91xFAxxx ARM966E-STM 16/32-bit ARM966E-S STR91xFA 32-bits KB/512 KB/128 PACKAGE LQFP128 STR911F STR91XFAW STR91xA STR912FAW46 str912faw47 STR911FA STR911 LQFP128

    LQFP80

    Abstract: w32x6 PM0020 ARM966E-S LQFP128 M44X6 lqfp 12X12 STR9 flash programming W44X6 ARM7 MICROCONTROLLER induction motor speed control
    Text: STR91xF ARM966E-S 16/32-Bit Flash MCU with Ethernet, USB, CAN, AC motor control, 4 timers, ADC, RTC, DMA • 16/32-bit 96 MHz ARM9E based MCU – ARM966E-S RISC core: Harvard architecture, 5-stage pipeline, Tightly-Coupled Memories SRAM and Flash – STR91xF implementation of core adds highspeed burst Flash memory interface,


    Original     		PDF STR91xF ARM966E-STM 16/32-Bit ARM966E-S STR91xF 32-bits 256KB/512KB LQFP80 w32x6 PM0020 LQFP128 M44X6 lqfp 12X12 STR9 flash programming W44X6 ARM7 MICROCONTROLLER induction motor speed control

    ARM966ES

    Abstract: ARM966E-S LFBGA144 LQFP128 LQFP80 STR912FW44X STR912FAZ44H6 APB14 STR912FW44X ARM966E-S
    Text: STR91xF ARM966E-S 16/32-Bit Flash MCU with Ethernet, USB, CAN, AC Motor Control, 4 Timers, ADC, RTC, DMA PRELIMINARY DATA • 16/32-bit 96 MHz ARM9E based MCU – ARM966E-S RISC core: Harvard architecture, 5-stage pipeline, Tightly-Coupled Memories SRAM and Flash


    Original     		PDF STR91xF ARM966E-STM 16/32-Bit ARM966E-S STR91xF 32-bits 256KB/512KB ARM966ES LFBGA144 LQFP128 LQFP80 STR912FW44X STR912FAZ44H6 APB14 STR912FW44X ARM966E-S

    mrc 437

    Abstract: ARMv5 instruction set mcr 5102 str 2656 SVC 561 14 ARM940T ARM946E-S ARM966E-S CP14 CP15
    Text: Technical Manual ARM966E-S Microprocessor Core June 2001 Preliminary This document is preliminary. As such, it contains data derived from functional simulations and performance estimates. LSI Logic has not verified either the functional descriptions, or the electrical and mechanical specifications using


    Original     		PDF ARM966E-S DB14-000111-00, ARM966E-S D-33181 D-85540 mrc 437 ARMv5 instruction set mcr 5102 str 2656 SVC 561 14 ARM940T ARM946E-S CP14 CP15

    ARM966E-S

    Abstract: CP15 ARM Architecture Reference Manual "Single-Port RAM" ARM966E-S DATE CODE ARM966ES
    Text: ARM966E-S Rev 1 Technical Reference Manual ARM DDI 0186A ARM966E-S (Rev 1) Technical Reference Manual Copyright ARM Limited 2000. All rights reserved. Release information Change history Date Issue Change 31st July 2000 A First Release Proprietary notice


    Original     		PDF ARM966E-S ARM966E-S CP15 ARM Architecture Reference Manual "Single-Port RAM" ARM966E-S DATE CODE ARM966ES

    MIPS 24KC

    Abstract: ARM11 hs spi ARM1136J CMOS-9HD Ethernet-MAC ic ARM926EJ-STM ARM966E-S CB-130 90 nm CMOS ARM11
    Text: ASIC Product Overview www.renesas.eu 2010.06 IP Macro Blocks CPU Cores ••R enesas Electronics: V850E family ARM7TDMI-STM ••ARM: ••MIPS Technologies: ••x86 compliant: ARM966E-STM, ARM946E-STM, ARM926EJ-STM, ARM946E-S Supermacro, ARM1136J F -S , ARM1156T2(F)-S™, ARM11 MP Core,


    Original     		PDF V850E ARM966E-STM, ARM946E-STM, ARM926EJ-STM, ARM946E-S ARM1136J ARM1156T2 ARM11 24KcTM V30MZ MIPS 24KC ARM11 hs spi CMOS-9HD Ethernet-MAC ic ARM926EJ-STM ARM966E-S CB-130 90 nm CMOS

    SMD TQFP microcontroller NEC

    Abstract: CMOS-9HD CB10VX CMOS-N5 ARM1136J PBGA 376 vhdl code pdf cisc processor CMOS-10HD ARM11 mpcore MCM NAND
    Text: ASIC T echn o l o gy H an dbo o k 2009 1 ARM, ARM7TDMI-S, ARM926EJ-S, ARM946E-S, ARM966E-S, ARM11 and ARM Cortex are trademarks of ARM Ltd. All other product, brand, or trade names used in this pamphlet are the trademarks or registered trademarks of their respective owners.


    Original     		PDF ARM926EJ-S, ARM946E-S, ARM966E-S, ARM11 A17023EE9V0PF00 SMD TQFP microcontroller NEC CMOS-9HD CB10VX CMOS-N5 ARM1136J PBGA 376 vhdl code pdf cisc processor CMOS-10HD ARM11 mpcore MCM NAND

    STR912FW44X

    Abstract: STR912FW44X ARM966E-S 6.7 mhz oscillator STR912FW42 STR91XFW GP 005 ARM966E-S LQFP128 LQFP80
    Text: STR91xF ARM966E-S 16/32-Bit Flash MCU with Ethernet, USB, CAN, AC Motor Control, 4 Timers, ADC, RTC, DMA PRELIMINARY DATA • 16/32-bit 96 MHz ARM9E based MCU – ARM966E-S RISC core: Harvard architecture, 5-stage pipeline, Tightly-Coupled Memories SRAM and Flash


    Original     		PDF STR91xF ARM966E-STM 16/32-Bit ARM966E-S STR91xF 32-bits 256KB/512KB STR912FW44X STR912FW44X ARM966E-S 6.7 mhz oscillator STR912FW42 STR91XFW GP 005 LQFP128 LQFP80

    5973d

    Abstract: W44X6 mlw10g S340U p45 connector STE101P LF18 LED1012 MLW-10 STR912FAW44
    Text: STEVAL-IFW001V1 Real-time Ethernet slave node demonstration board based on the STR912FAW44 Data Brief Features • 32-bit STR912FAW44 microcontroller with ARM966E-S core running at 96 MHz ■ Two fast E-STE101P Ethernet transceivers supporting full duplex communication;


    Original     		PDF STEVAL-IFW001V1 STR912FAW44 32-bit STR912FAW44 ARM966E-STM E-STE101P 50-pin L5973AD 5973d W44X6 mlw10g S340U p45 connector STE101P LF18 LED1012 MLW-10

    ARM966E-S

    Abstract: STR91XFAW ARM str912 external memory interface P521 STR91xFAM str911fa str912faw47 SSP0_MOSI, SSP mstr dat out LQFP128 LQFP80
    Text: STR91xFAxxx ARM966E-S 16/32-Bit Flash MCU with Ethernet, USB, CAN, AC motor control, 4 timers, ADC, RTC, DMA Features • ■ 16/32-bit 96 MHz ARM9E based MCU – ARM966E-S RISC core: Harvard architecture, 5-stage pipeline, Tightly-Coupled Memories SRAM and Flash


    Original     		PDF STR91xFAxxx ARM966E-STM 16/32-Bit ARM966E-S STR91xFA 32-bits KB/512 KB/128 LQFP80 STR91XFAW ARM str912 external memory interface P521 STR91xFAM str911fa str912faw47 SSP0_MOSI, SSP mstr dat out LQFP128

    design flow soc architecture

    Abstract: ARM processor data flow ARM9E-S ARM9E-STM ARM966E-S CW001105 ARMv5TE instruction set ARMv5TE LSI cell library
    Text: CW001105 - 200 MHz Synthesized ARM966E-S Core OVERVIEW FEATURES AND BENEFITS The CW001105 processor core is a 200 MHz implementation of the popular ARM966E-S™, synthesized onto LSI Logic’s G12P 0.18 micron high performance process technology. • 200 MHz Operating frequency


    Original     		PDF CW001105 ARM966E-S ARM966E-STM, ARM966E-S, C20042 design flow soc architecture ARM processor data flow ARM9E-S ARM9E-STM ARMv5TE instruction set ARMv5TE LSI cell library

    STR91xFAxxx

    Abstract: str912faw47 arm vic STR91XFAW STR911 ARM966E-S LFBGA144 LQFP128 LQFP80 STR910FAM32
    Text: STR91xFAxxx ARM966E-S 16/32-bit Flash MCU with Ethernet, USB, CAN, AC motor control, 4 timers, ADC, RTC, DMA Features • ■ 16/32-bit 96 MHz ARM9E based MCU – ARM966E-S RISC core: Harvard architecture, 5-stage pipeline, Tightly-Coupled Memories SRAM and Flash


    Original     		PDF STR91xFAxxx ARM966E-STM 16/32-bit ARM966E-S STR91xFA 32-bits KB/512 KB/128 STR91xFAxxx str912faw47 arm vic STR91XFAW STR911 LFBGA144 LQFP128 LQFP80 STR910FAM32

    w32x6

    Abstract: M44X6 STR9 flash programming STR912FW44X ARM966E-S LQFP128 LQFP80 str91xfw STR912FW42X PM0020
    Text: STR91xF ARM966E-S 16/32-Bit Flash MCU with Ethernet, USB, CAN, AC motor control, 4 timers, ADC, RTC, DMA • 16/32-bit 96 MHz ARM9E based MCU – ARM966E-S RISC core: Harvard architecture, 5-stage pipeline, Tightly-Coupled Memories SRAM and Flash – STR91xF implementation of core adds highspeed burst Flash memory interface,


    Original     		PDF STR91xF ARM966E-STM 16/32-Bit ARM966E-S STR91xF 32-bits 256KB/512KB w32x6 M44X6 STR9 flash programming STR912FW44X LQFP128 LQFP80 str91xfw STR912FW42X PM0020

    Untitled

    Abstract: No abstract text available
    Text: STEVAL-PCC005V1 Hard disk drive HDD bridge demonstration board based on the STR9 microcontroller Data Brief Features • Based on the STR912 (ARM966E-S) microcontroller with in-build external memory interface (EMI) ■ USB interface available for USB hard disk


    Original     		PDF STEVAL-PCC005V1 STR912 ARM966E-S)

    3 phase motor auto starter circuit diagram

    Abstract: STM32 induction motor control STR912FA STM32F101C6 thumb2 instruction set ARM11 ARM966E-S STR710 STR730 stm32 10
    Text: SuppliersPgs42-49 9/4/07 4:15 PM Page 7 48 | STM32, STR7 and STR9 Families Core: Cortex-M3, ARM7TDMI, ARM966E-S STMicroelectronics brings the power of 32-bit ARM processor cores to the world of microcontrollers, opening endless opportunities to embedded system designers


    Original     		PDF SuppliersPgs42-49 STM32, ARM966E-S 32-bit STM32 STR730F 3 phase motor auto starter circuit diagram STM32 induction motor control STR912FA STM32F101C6 thumb2 instruction set ARM11 ARM966E-S STR710 STR730 stm32 10

    STM32F10x USB HOST

    Abstract: STM32F101C6T6 STM32F101C8T6 stm32 pwm STM32F10x evaluation board for stm32 STM32F103V8T6 Infrared Data Access STM32F103VBT6 STM32F103C8T6
    Text: 32-Bit ARM Microcontrollers and Tools Cont. STR910 Family Evaluation Board The STR910 evaluation board (STR910-EVAL) is a complete development platform for the STMicroelectronic’s ARM core-based STR91xF. Based on the ARM966E-S® core. The STR91xF includes Pre-Fetch


    Original     		PDF 32-Bit STR910 STR910 STR910-EVAL) STR91xF. ARM966E-S® STR91xF STR910F 497-6051-ND STM3210B-SK/IAR) STM32F10x USB HOST STM32F101C6T6 STM32F101C8T6 stm32 pwm STM32F10x evaluation board for stm32 STM32F103V8T6 Infrared Data Access STM32F103VBT6 STM32F103C8T6

    ARM966E-S

    Abstract: ARM966ES
    Text: ARM966E-S Rev 2 Technical Reference Manual – ARM DDI 0213C Errata 02 The note on page 4-11 of the ARM966E-S Rev.2 Technical Reference Manual must be replaced with the following: The TCMWAIT signal is ignored until the ARM966E-S macrocell has started its


    Original     		PDF ARM966E-S 0213C ARM966E-S 0213C Errata02 ARM966ES