Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    ADDR25 Search Results

    ADDR25 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    BLM21P221

    Abstract: BLM21P221SG NC7SZ08P5 16V 100uf ISP1161 BAU10 V5R12
    Text: 1 2 B1 B2 B3 B4 B5 J1 3 DATA[0.15] B6 B7 B8 B9 B10 4 DATA[0.15] V+3.3 V+5 A A B DATA15 DATA13 DATA11 DATA9 DATA7 DATA5 DATA3 DATA1 NC NC NC NC NC NC NC NC NC NC NC ADDR25 ADDR25 C ADDR3 ADDR3 NC NC NC NC NC NC NC NC NC NC NC V+3.3 V+5 NC NC NC NC NC NC NC


    Original
    PDF DATA15 DATA13 DATA11 ADDR25 134nk SN75240PW BLM21P221 BLM21P221SG NC7SZ08P5 16V 100uf ISP1161 BAU10 V5R12

    83c chipset

    Abstract: No abstract text available
    Text: Contents Section 1 2 3 Title Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.1 Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .


    Original
    PDF

    SPR154

    Abstract: MPC509 ef80 FC-24
    Text: Freescale Semiconductor, Inc. MOTOROLA Order this document by MPC509TS/D SEMICONDUCTOR TECHNICAL DATA MPC509 Technical Summary Freescale Semiconductor, Inc. PowerPC MPC509 RISC Microcontroller The MPC509 is a member of the PowerPC Family of reduced instruction set computer RISC microcontrollers (MCUs). The MPC509 implements the 32-bit portion of the PowerPC architecture, which provides 32-bit effective addresses, integer data types of 8, 16, and 32 bits, and floating-point data types


    Original
    PDF MPC509TS/D MPC509 MPC509 32-bit SPR154 ef80 FC-24

    NS7520 Hardware Reference

    Abstract: 90000353_G NS7520B-1-I46 NS7520B-1-C55 Errata NS7520 d18 922k D2600N ns7520b NS7520B-1-C36
    Text: Part number/version: 90000353_G Release date: September 2007 www.digiembedded.com NS7520 Hardware Reference 2001-2007 Digi International Inc. Printed in the United States of America. All rights reserved. Digi, Digi International, the Digi logo, NetSilicon, a Digi International Company, NET+, NET+OS and


    Original
    PDF NS7520 NS7520 Hardware Reference 90000353_G NS7520B-1-I46 NS7520B-1-C55 Errata d18 922k D2600N ns7520b NS7520B-1-C36

    RF 351

    Abstract: multi format memory card reader KPS seven segment display SMC62 AC97 AT32AP7001 AVR32 Pin connection of bk 1085 HS 153 SP "BANDGAP REFERENCE" cross
    Text: Features • High Performance, Low Power AVR 32 32-Bit Microcontroller • • • • • • • • • • • • • • • • • – 210 DMIPS throughput at 150 MHz – 16 KB instruction cache and 16 KB data caches – Memory Management Unit enabling use of operating systems


    Original
    PDF 32-Bit 32KBytes 2015A AVR32 RF 351 multi format memory card reader KPS seven segment display SMC62 AC97 AT32AP7001 Pin connection of bk 1085 HS 153 SP "BANDGAP REFERENCE" cross

    ADSP-21000

    Abstract: ADSP-21020 ADSP-21060 ADSP-21062 ADSP-21062L tddg
    Text: a ADSP-2106x SHARC DSP Microcomputer Family ADSP-21062/ADSP-21062L SUMMARY High Performance Signal Processor for Communications, Graphics and Imaging Applications Super Harvard Architecture Four Independent Buses for Dual Data Fetch, Instruction Fetch and Nonintrusive I/O


    Original
    PDF ADSP-2106x ADSP-21062/ADSP-21062L 32-Bit 240-Lead 225-Ball 40-Bit ADSP-21062KS-133 ADSP-21062KS-160 ADSP-21000 ADSP-21020 ADSP-21060 ADSP-21062 ADSP-21062L tddg

    ADSP-21535PKB-300

    Abstract: EC38J ADSP-21535 Blackfin dsp 131070
    Text: PRELIMINARY TECHNICAL DATA a ADSP-21535 Preliminary Technical Data SUMMARY 300 MHz High-Performance Blackfin DSP Core Two 16-Bit MACs, Two 40-Bit ALUs, Two 40-Bit Accumulators, Four 8-Bit Video ALUs, and a 40-Bit Shifter RISC-Like Register and Instruction Model for Ease of


    Original
    PDF ADSP-21535 16-Bit 40-Bit 40-Bit 260-Lead B-260) ADSP-21535PKB-300 ADSP-21535PKB-300 EC38J ADSP-21535 Blackfin dsp 131070

    MAX232 G4

    Abstract: IC404 IC808 ic401 diode C728 diode c729 transistor C721 IC818 ic811 C729
    Text: MPC555 Evaluation Board Schematics A B C D VCC3_3 1 2 3 4 5 6 7 8 9 10 R101 4K75 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 VCC5 VCC3_3 CLKOUT B_CNTX0 B_CNRX0 1 6 2 7 3 8 4 9 5 TP102 TP103 CB100 100n /SRESET /PORESET A_CNTX0 A_CNRX0 TP100 TP101 SUBD9


    Original
    PDF MPC555 TP102 TP103 CB100 TP100 TP101 CO101 MAX232-6 MAX232-2 MAX232-13 MAX232 G4 IC404 IC808 ic401 diode C728 diode c729 transistor C721 IC818 ic811 C729

    MT48LC8M16A2

    Abstract: PC15 RTL8201BL header8 DB9_MALE AT45DB128
    Text: Port C Pins assignment 104 PB22/SCK1 as UART1 RI Input 122 PB27/PCK0 as UART1 DTR (Output) ADDR12 not connected to U3,U4 ADDR13 connected to U3.A11,U4.A11 See Page 139 Man.rev.from 22-Aug-03 R11 10 C27 0.1uF R14 10 C30 0.1uF R18 10 C19 0.1uF VDDPLL PLLRCA


    Original
    PDF XOUT32 XIN32 680pF 470pF MAX3241E MAX3243E MAX3244E MAX3245E SP3243 IRU1117-18CY MT48LC8M16A2 PC15 RTL8201BL header8 DB9_MALE AT45DB128

    TB 1226 BN

    Abstract: TB 1226 EN ICF CP 1005 DAC ic 0808 pin diagram bosch edc 16, component protection TB 1275 N DATA SHEET 6R 738 CHN 623 Diodes chn 850 CHN 703
    Text: REJ09B0320-0200 The revision list can be viewed directly by clicking the title page. The revision list summarizes the locations of revisions and additions. Details should always be checked by referring to the relevant text. SH7261Group 32 Hardware Manual TM


    Original
    PDF REJ09B0320-0200 SH7261Group 32-Bit SH7260 R5S72611 R5S72612 R5S72613 SH7261 TB 1226 BN TB 1226 EN ICF CP 1005 DAC ic 0808 pin diagram bosch edc 16, component protection TB 1275 N DATA SHEET 6R 738 CHN 623 Diodes chn 850 CHN 703

    ST7033

    Abstract: IBM POS schematics jaguar CD 150 cx55 Centronics connector dimension cy17 Centronics connector drawing CX4 connector CX772 79R36100
    Text: Integrated Device Technology, Inc. 79S361 Evaluation Board Hardware User’s Manual Version 2.0 September 1996 2975 Stender Way, Santa Clara, California 95054 Telephone: 800 345-7015 • TWX: 910-338-2070 • FAX: (408) 492-8674 Printed in U.S.A. 1996 Integrated Device Technology, Inc.


    Original
    PDF 79S361 RFSH-001 ST7033 IBM POS schematics jaguar CD 150 cx55 Centronics connector dimension cy17 Centronics connector drawing CX4 connector CX772 79R36100

    circuit diagram Avr sd card reader

    Abstract: 5001 avr CTBGA196 37 PIN TFT MOBILE DISPLAY 8K AT32AP7002-CTUR atmel 928 lcd mono to vga interface 24 pin stn lcd pinout details AT32AP7002 mark atmel 532
    Text: Features • High Performance, Low Power AVR 32 32-Bit Microcontroller • • • • • • • • • • • • • • • • • • – 210 DMIPS throughput at 150 MHz – 16 KB instruction cache and 16 KB data caches – Memory Management Unit enabling use of operating systems


    Original
    PDF 32-Bit 32KBytes 32054DS AVR32 circuit diagram Avr sd card reader 5001 avr CTBGA196 37 PIN TFT MOBILE DISPLAY 8K AT32AP7002-CTUR atmel 928 lcd mono to vga interface 24 pin stn lcd pinout details AT32AP7002 mark atmel 532

    ATMEL 910

    Abstract: atmel910 SMC911 hsb 772 p interface bluetooth with AVR ptz decoder AC97 AT32AP7000 AVR32 rf mems switch
    Text: Features • High Performance, Low Power AVR 32 32-Bit Microcontroller • • • • • • • • • • • • • • • • • • • – 210 DMIPS throughput at 150 MHz – 16 KB instruction cache and 16 KB data caches – Memory Management Unit enabling use of operating systems


    Original
    PDF 32-Bit 32KBytes 32003H AVR32 ATMEL 910 atmel910 SMC911 hsb 772 p interface bluetooth with AVR ptz decoder AC97 AT32AP7000 rf mems switch

    fm transmitter 5km

    Abstract: circuit of fm transmitter 5km DIODE AM MODULATOR murata 450khz filter PIN14 TDA7512 TQFP64 mpf131
    Text: TDA7512 AM/FM CAR RADIO TUNER IC WITH INTELLIGENT SELECTIVITY SYSTEM ISS PRELIMINARY DATA FM-PART • RF AGC GENERATION BY RF AND IF DETECTION ■ I/Q MIXER FOR 1ST FM IF 10.7MHz WITH IMAGE REJECTION ■ 2 PROGRAMMABLE IF-GAIN STAGES nd ■ MIXER FOR 2 IF 450KHz


    Original
    PDF TDA7512 450KHz 450KHz TQFP64 fm transmitter 5km circuit of fm transmitter 5km DIODE AM MODULATOR murata 450khz filter PIN14 TDA7512 TQFP64 mpf131

    SMD phase shifter 0201

    Abstract: ts201S ADSP-TS201SABP-050 ADSP-TS201SABP-060 l3bc
    Text: TigerSHARC Embedded Processor ADSP-TS201S • a KEY FEATURES KEY BENEFITS Up to 600 MHz, 1.67 ns instruction cycle rate 24M bits of internal—on-chip—DRAM memory 25 mm x 25 mm 576-ball thermally enhanced ball grid array package Dual-computation blocks—each containing an ALU, a


    Original
    PDF 576-ball) 14-channel 32-bit 40-bit 64-bit BP-576 576-Ball SMD phase shifter 0201 ts201S ADSP-TS201SABP-050 ADSP-TS201SABP-060 l3bc

    IVG10

    Abstract: B08 REGULATOR
    Text: Blackfin Embedded Symmetric Multiprocessor ADSP-BF561 a FEATURES PERIPHERALS Dual symmetric 600 MHz high performance Blackfin cores 328K bytes of on-chip memory see memory information on Page 4 Each Blackfin core includes: Two 16-bit MACs, two 40-bit ALUs, four 8-bit video ALUs,


    Original
    PDF 16-bit 40-bit 256-ball 297-ball ADSP-BF561 IVG10 B08 REGULATOR

    hitachi lcd lm 234

    Abstract: Hitachi DSA002720 ht 1622 LCD driver Application Note
    Text: Windows CE Intelligent Peripheral Controller HD64463 User’s Manual ADE-602-167A Rev. 2.0 10/09/99 Hitachi Ltd. Cautions 1. Hitachi neither warrants nor grants licenses of any rights of Hitachi’s or any third party’s patent, copyright, trademark, or other intellectual property rights for information contained in


    Original
    PDF HD64463 ADE-602-167A HD64463 hitachi lcd lm 234 Hitachi DSA002720 ht 1622 LCD driver Application Note

    SuperSPARC

    Abstract: Mbus master 250 slave circuit tmx390 STP1091-60
    Text: S un M icroelectronics July 1997 Multi-Cache Controller DATA SHEET Integrated Cache Controller for SuperSPARC D e s c r ip t io n The STP1091 is a high-performance external cache controller for the STP1020 SuperSPARC and STP1021 (SuperSPARC-II) microprocessors. It is used when a large secondary cache or an interface to a non-MBus sys­


    OCR Scan
    PDF STP1091 STP1020 STP1021 33x8k STP1091PGA-75 STP1091PGA-90 STP1020HS STP1091 SuperSPARC Mbus master 250 slave circuit tmx390 STP1091-60

    WE32100

    Abstract: ALI m7 101b WE32104
    Text: WE 32104 DMA Controller Description The WE 32104 DMA Controller DMAC is a mem ory-mapped peripheral device that performs memory-to-memory, memory fill, mem ory-to-peripheral, and peripheral-tomemory data transfers quickly and efficiently. The DMAC contains specialized hardware that


    OCR Scan
    PDF 32-bit 133-pin 225pF) WE32100 ALI m7 101b WE32104

    Untitled

    Abstract: No abstract text available
    Text: ADSP-2106x SHARC DSP Microcomputer Family ADSP-21062/ADSP-21060 ANALOG DEVICES SUMMARY High Performance Signal Processor for Communica­ tions, Graphics, and Imaging Applications Super Harvard ARchitecture Computer SHARC — Four Independent Buses for Dual Data Fetch,


    OCR Scan
    PDF ADSP-2106x ADSP-21062/ADSP-21060 32-Bit ADSP-21060KS-133* ADSP-21060KS-160* ADSP-21060LKS-133* ADSP-21060LKS-160*

    Untitled

    Abstract: No abstract text available
    Text: ADSP-21060 Industrial SHARC DSP Microcomputer Family ADSP-21060C/ADSP-21060LC ANALOG DEVICES SU M M A R Y High Performance Signal Processor for Com munica­ tions, Graphics, and Im aging Applications Super Harvard Architecture Four Independent Buses for Dual Data Fetch,


    OCR Scan
    PDF ADSP-21060 ADSP-21060C/ADSP-21060LC 32-Bit ADSP-21060CZ-133 ADSP-21060CZ-160 ADSP-21060CW-133 ADSP-21060CW-160 ADSP-21060LCW

    Untitled

    Abstract: No abstract text available
    Text: ADSP-2106X SHARC DSP Microcomputer Family ANALOG DEVICES ADSP-21061/ADSP-21061L S UM M AR Y High Performance Signal Com puter for Speech, Sound, Graphics and Imaging Applications Super Harvard Architecture Com puter SHARC — Four Independent Buses for Dual Data, Instructions,


    OCR Scan
    PDF ADSP-2106X ADSP-21061/ADSP-21061L 32-Bit SP-21061 240-lead -21061L 225-Ball

    zct02

    Abstract: SZ1 AMI
    Text: P r e l im in a r y P r o d u c t S p e c if ic a t io n V % Z80185/Z80195 S m a r t P e r ip h e r a l C o n t r o l l e r s FEATURES • 0°C to +70°C Temperature Range ■ Enhanced Z8S180 MPU ■ Four Z80 CTC Channels 100-Pin QFP Package ■ One Channel ESCC” Controller


    OCR Scan
    PDF Z80185/Z80195 Z80185 Z80195 512KB Z8S180 100-Pin Z80195 parall5/Z80195 zct02 SZ1 AMI

    Untitled

    Abstract: No abstract text available
    Text: ADSP-2106X SHARC DSP Microcomputer Family ADSP-21060/ADSP-21060L ANALOG DEVICES SU M M A R Y High Performance Signal Processor for Com munica­ tions, Graphics, and Imaging Applications Super Harvard Architecture Four Independent Buses for Dual Data Fetch,


    OCR Scan
    PDF 32-Bit ADSP-21060KS-133 ADSP-21060KS-160 ADSP-21060LKS-133 ADSP-21060LKS-160 240-lead,