AD9980 Search Results

AD9980 Price and Stock

Filter by Manufacturer


Analog Devices Inc AD9980KSTZ-95 IC INTERFACE SPECIALIZED 80LQFP
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	AD9980KSTZ-95	Tray	81		1	1 $11.42 10 $7.821 100 $11.42 1000 $11.42 10000 $11.42	Buy Now
Rochester Electronics	AD9980KSTZ-95		676		1	1 $6.09 10 $6.09 100 $5.72 1000 $5.18 10000 $5.18	Buy Now
Analog Devices Inc AD9980KSTZ-80 IC INTERFACE SPECIALIZED 80LQFP
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	AD9980KSTZ-80	Tray				1 - 10 - 100 - 1000 - 10000 -	Buy Now
Quest Components	AD9980KSTZ-80		447			1 $10.305 10 $10.305 100 $4.4655 1000 $4.122 10000 $4.122	Buy Now
Rochester Electronics	AD9980KSTZ-80		37,343		1	1 $5.14 10 $5.14 100 $4.83 1000 $4.37 10000 $4.37	Buy Now
Chip 1 Exchange	AD9980KSTZ-80		797			1 - 10 - 100 - 1000 - 10000 -	Get Quote
Rochester Electronics LLC AD9980KSTZ-80 8-BIT DISPLAY INTERFACE
Distributors	Part	Package	Stock	Lead Time	Min Order Qty	Price	Buy
DigiKey	AD9980KSTZ-80	Tray			57	1 - 10 - 100 $5.35 1000 $5.35 10000 $5.35	Buy Now

AD9980 Datasheets (6)

Part	ECAD Model	Manufacturer	Description	Curated	Datasheet Type	PDF
AD9980		Analog Devices	High Performance 8-Bit Display Interface Data Sheet (Rev. 0, 2/2005)		Original	PDF
AD9980KSTZ-80		Analog Devices	High Performance 8-Bit Display Interface		Original	PDF
AD9980KSTZ-95		Analog Devices	High Performance 8-Bit Display Interface		Original	PDF
AD9980/PCB		Analog Devices	High Performance 8-bit Display Interface		Original	PDF
AD9980PCB		Analog Devices	High Performance 8-Bit Display Interface		Original	PDF
AD9980/PCBZ		Analog Devices	KIT EVALUATION AD9980		Original	PDF

AD9980 Datasheets Context Search

Catalog Datasheet	MFG & Type	Document Tags	PDF
AD9980 Abstract: HSYNC, VSYNC counter Hsync Vsync counter tv screen pinout lcd rca Text: High Performance 8-Bit Display Interface AD9980 95 MSPS maximum conversion rate 9% or less p-p PLL clock jitter at 95 MSPS Automated offset adjustment 2:1 input mux Power-down via dedicated pin or serial register 4:4:4, 4:2:2, and DDR output format modes Variable output drive strength	Original	AD9980 80-lead ST-80-2 D04740-0-1/05 AD9980 HSYNC, VSYNC counter Hsync Vsync counter tv screen pinout lcd rca	PDF
AD9980 Abstract: AN-794 Text: AN-794 APPLICATION NOTE One Technology Way • P.O. Box 9106 • Norwood, MA 02062-9106 • Tel: 781/329-4700 • Fax: 781/461-3113 • www.analog.com Implementing the Auto-Offset Function on the AD9980 by Del Jones INTRODUCTION The AD9980 incorporates an auto-offset function. The	Original	AN-794 AD9980 AD9980 AN05555 AN-794	PDF
ad9980 Abstract: No abstract text available Text: High Performance 8-Bit Display Interface AD9980 95 MSPS maximum conversion rate 9% or less p-p PLL clock jitter at 95 MSPS Automated offset adjustment 2:1 input mux Power-down via dedicated pin or serial register 4:4:4, 4:2:2, and DDR output format modes Variable output drive strength	Original	AD9980 80-lead ST-80-2 D04740-0-1/05 ad9980	PDF
Tianma TM162VBA6 Abstract: TM162VBA6 88E1111 Marvell PHY 88E1111 alaska hard disk SATA pcb schematic ML507 JS28F256P30T95 tianma lcd graphic display HFJ11-1G01E AD1981 Codec Text: ML505/ML506/ML507 ML505/ML506/M L507 Evaluation Evaluation Platform Platform User Guide [optional] UG347 v3.1 November 10, 2008 [optional] R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development	Original	ML505/ML506/ML507 ML505/ML506/M UG347 UG203, UG112, UG195, ML505/ML506/ML507 UG029, UG213, Tianma TM162VBA6 TM162VBA6 88E1111 Marvell PHY 88E1111 alaska hard disk SATA pcb schematic ML507 JS28F256P30T95 tianma lcd graphic display HFJ11-1G01E AD1981 Codec	PDF
AD6537 Abstract: AD6833 AD6527 AD6488 AD6548 ad6555 AD6548 circuit AD7611 ad9924 ad6525 Text: Selection Trees Contents General-Purpose Components . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 Application-Specific Circuits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3	Original	AD537 AD654 ADVFC32 AD650 AD652 AD7741 AD7742 AD7746 AD9833 AD9834 AD6537 AD6833 AD6527 AD6488 AD6548 ad6555 AD6548 circuit AD7611 ad9924 ad6525	PDF
Tianma TM162VBA6 Abstract: TM162VBA6 JS28F256P30T95 ML506 Virtex-5 FPGA Packaging and Pinout Specification E5404 IS61NLP25636A-200TQL MT4HTF3264HY-53e AD1981 Codec Marvell PHY 88E1111 ml505 Text: ML505/ML506/ML507 ML505/ML506/M L507 Evaluation Evaluation Platform Platform User Guide [optional] UG347 v3.1.1 October 7, 2009 [optional] R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development	Original	ML505/ML506/ML507 ML505/ML506/M UG347 UG203, UG112, UG195, ML505/ML506/ML507 UG029, UG213, Tianma TM162VBA6 TM162VBA6 JS28F256P30T95 ML506 Virtex-5 FPGA Packaging and Pinout Specification E5404 IS61NLP25636A-200TQL MT4HTF3264HY-53e AD1981 Codec Marvell PHY 88E1111 ml505	PDF
HSYNC, VSYNC Clock generator rgb Abstract: Hsync Vsync generator rgb to hsync vsync ypbpr to dvi-i Hsync Vsync separate Hsync Vsync VGA rca TO VGA ic sync to HSYNC and VSYNC converter YPBPR TO VGA AD9980 Text: High Performance 10-Bit Display Interface AD9981 10-bit analog-to-digital converter 95 MSPS maximum conversion rate 9% or less p-p PLL clock jitter at 95 MSPS Automated offset adjustment 2:1 input mux Power-down via dedicated pin or serial register 4:4:4, 4:2:2, and DDR output format modes	Original	10-Bit AD9981 10-BIT AD9981KSTZ-801 AD9981KSTZ-951 AD9981/PCB 80-lead ST-80-2 HSYNC, VSYNC Clock generator rgb Hsync Vsync generator rgb to hsync vsync ypbpr to dvi-i Hsync Vsync separate Hsync Vsync VGA rca TO VGA ic sync to HSYNC and VSYNC converter YPBPR TO VGA AD9980	PDF
adv7441 register Abstract: philips I2S bus specification ADV7443 AD9398 AD9889 EDID AD9889ABBCZRL-80 adv7441 AD9388 Text: High Performance HDMI/DVI Transmitter AD9889A FEATURES FUNCTIONAL BLOCK DIAGRAM SCL SDA INT MCL MDA INTERRUPT HANDLER I2C SLAVE HPD HDCP CORE HDCP-EDID MICROCONTROLLER REGISTER CONFIGURATION LOGIC I2C MASTER CLK DDCSDA DDCSCL VSYNC HSYNC VIDEO DATA CAPTURE	Original	AD9889A 76-ball 720p/1080i XGA-75 ITU656 CEA-861B) 80-LQFP AD8190 AD8191 AD8196 adv7441 register philips I2S bus specification ADV7443 AD9398 AD9889 EDID AD9889ABBCZRL-80 adv7441 AD9388	PDF
AD9889 EDID Abstract: ad9889b adv7441 AD9388 ADV7443 hdmi distributor AD9880 hdcp AD9889BBCPZ-80 192 BGA PACKAGE thermal resistance Text: High Performance HDMI/DVI Transmitter AD9889B FEATURES APPLICATIONS DVD players and recorders Digital set-top boxes A/V receivers Digital cameras and camcorders HDMI repeater/splitter GENERAL DESCRIPTION The AD9889B is a 165 MHz, high definition multimedia interface HDMI v. 1.3 transmitter. It supports HDTV formats up to	Original	AD9889B 80-lead 64-lead 76-ball 1080p ITU656-based CEA-861B) 80-LQFP AD8190 AD8191 AD9889 EDID ad9889b adv7441 AD9388 ADV7443 hdmi distributor AD9880 hdcp AD9889BBCPZ-80 192 BGA PACKAGE thermal resistance	PDF
C26 A410 Abstract: AD9980 AN-795 AD9880 0x0C52 0x39 0x41 a42 b311 0x0291 7C471 Text: AN-795 APPLICATION NOTE One Technology Way • P.O. Box 9106 • Norwood, MA 02062-9106 • Tel: 781/329-4700 • Fax: 781/461-3113 • www.analog.com AD9880 Color Space Converter User’s Guide by Del Jones COLOR SPACE CONVERSION MATRIX The color space conversion matrix CSC in the AD9880	Original	AN-795 AD9880 AD9880 AN05556 C26 A410 AD9980 AN-795 0x0C52 0x39 0x41 a42 b311 0x0291 7C471	PDF
24lco4b Abstract: schematic logic board lcd monitor samsung 18,5 in schematic diagram samsung crt monitor samsung crt monitor rgb cable SII160 24LCO4 samsung crt monitor vga cable schematic diagram projector AD9980 CRT monitor block diagram samsung in power supply Text: AN-784 APPLICATION NOTE One Technology Way • P.O. Box 9106 • Norwood, MA 02062-9106 • Tel: 781/329-4700 • Fax: 781/461-3113 • www.analog.com 10-Bit Interface Board for High Performance Display Interface Evaluation Boards by Del Jones INTRODUCTION	Original	AN-784 10-Bit AD9981 AD9980. AD9980 LM1085IT 24lco4b schematic logic board lcd monitor samsung 18,5 in schematic diagram samsung crt monitor samsung crt monitor rgb cable SII160 24LCO4 samsung crt monitor vga cable schematic diagram projector AD9980 CRT monitor block diagram samsung in power supply	PDF
AD53538 Abstract: ad8316 AD53539 AD7730 program weigh scale AD6522 4.20 mA Transmitter ad694 AD7746 I2C AD5316 ADM7306 AD813 Text: SELECTION TREES Contents General-Purpose Components . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 Application-Specific Circuits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 A/D Converters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4	Original	AD75019 AD8113 AD8150 AD8151 ADSX34 Input/17 Input/34 AD537 AD654 AD53538 ad8316 AD53539 AD7730 program weigh scale AD6522 4.20 mA Transmitter ad694 AD7746 I2C AD5316 ADM7306 AD813	PDF
UG347 Abstract: Tianma TM162VBA6 TM162VBA6 ML507 Reference Design User Guide ML50x ML507 JS28F256P30T95 Marvell PHY 88E1111 ml505 Marvell 88E1111 trace layout guidelines Piezo speaker crossover Text: ML505/ML506/ML507 ML505/ML506/M L507 Evaluation Evaluation Platform Platform User Guide [optional] UG347 v3.1.2 May 16, 2011 [optional] R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development	Original	ML505/ML506/ML507 ML505/ML506/M UG347 UG203, UG112, UG195, ML505/ML506/ML507 UG029, UG213, UG347 Tianma TM162VBA6 TM162VBA6 ML507 Reference Design User Guide ML50x ML507 JS28F256P30T95 Marvell PHY 88E1111 ml505 Marvell 88E1111 trace layout guidelines Piezo speaker crossover	PDF
Untitled Abstract: No abstract text available Text: High Performance 10-Bit Display Interface AD9981 FUNCTIONAL BLOCK DIAGRAM 10-bit analog-to-digital converter 95 MSPS maximum conversion rate 9% or less p-p PLL clock jitter at 95 MSPS Automated offset adjustment 2:1 input mux Power-down via dedicated pin or serial register	Original	10-Bit AD9981 10-BIT AD9981KSTZ-801 AD9981KSTZ-951 AD9981/PCB 80-lead ST-80-2	PDF