HFBR-1521
Abstract: 217KH
Text: 6.+, : 6.+, $EVROXWH 0D[LPXP 5DWLQJV 6\PERO 7HUP 9DOXHV 8QLWV 96 9L+ ,RXW3 $. ,RXW$9PD[ IPD[ 9&( 6XSSO\ YROWDJH SULPDU\ VLGH ,QSXW VLJQDO YROWDJH +LJK 2XWSXW SHDN FXUUHQW 2XWSXW DYHUDJH FXUUHQW PD[ 7DPE & VZLWFKLQJ IUHTXHQF\ PD[ &ROOHFWRU HPLWWHU YROWDJH
|
Original
|
|
PDF
|
semikron SKHI 71
Abstract: semikron SKHI 26 igbt transformer driver semikron SKHI 22
Text: 6 0,'5,9(5 $EVROXWH 0D[LPXP 5DWLQJV 7D & 6\PERO 7HUP 9DOXHV 96 6XSSO\ YROWDJH SULPDU\ 9 9L+ ,QSXW VLJQDO YROWDJH +,*+ 96 ± 9 ,L+ ,QSXW VLJQDO FXUUHQW +,*+ P$ µ& 4*DWH PD[ 0D[ RXWSXW FKDUJH SHU SXOVH ,RXW3($. 2XWSXW SHDN FXUUHQW ,RXW$9
|
Original
|
|
PDF
|
123d transistor
Abstract: mosfet 700V 400A 100Khz transistor 123D 123d H BRIDGE inverters circuit diagram using igbt semikron SKm 123D FERRITE TRANSFORMER 2A mosfet igbt driver stage igbt 400A semikron SKHI 22
Text: 6 0,'5,9(5 $EVROXWH 0D[LPXP 5DWLQJV 7D & 6\PERO 96 9L+ ,RXW3($. ,RXW$9PD[ 9&( GYGW 9LVRO ,2 5JRQ PLQ 5JRII PLQ 4RXWSXOVH 7RS 7VWJ 7HUP 6XSSO\ YROWDJH SULPDU\ ,QSXWVLJQDO YROWDJH +,*+ IRU 9 DQG 9 LQSXW OHYHO 2XWSXW SHDN FXUUHQW 2XWSXW DYHUDJH FXUUHQW PD[
|
Original
|
|
PDF
|
MC7479
Abstract: MC7479P 950-Ohm MC5479 MC5479L MC7400P MC547
Text: / M T T L M C 7 4 0 0 P series M T T L M C 5 4 0 0 L / 7 4 0 0 L series D U A L T Y P E D F L IP -F L O P M C 5 47 9L' M C7479P, L* T h is dua l type D flip flo p triggers on the p o si tive edge o f the c lo c k input. D u r in g the clock transition the state o f the D input is transferred
|
OCR Scan
|
MC7400P
MC5400L/7400L
MC5479L*
MC7479P,
O-116
MC5479
MC7479
MC7479P
950-Ohm
MC5479L
MC547
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ADVANCE M I IC n D N 25 6 K x 1 8 / 1 2 8K x 36 LVTTL, F L O W - T H R O U G H LATE WRITE SRAM MT59L256L18F MT59L128L36F 4.5Mb LATE WRITE SRAM Dual Clock and Single Clock FEATURES * * * * * * * * * * * * * * * * * Fast cycle tim es 5ns, 6ns and 7ns 256K x 18 or 128K x 36 configurations
|
OCR Scan
|
MT59L256L18F
MT59L128L36F
|
PDF
|
tc 97101
Abstract: D472
Text: ADVANCE M IC B D N I ' I 4 MEG BURST EDO DRAM MODULE MT9LD272 B N , MT18LD472 B(N) 72 BURST ED0 DRAM MODULES 2, 4 MEG X 72 16, 32 MEGABYTE, 3.3V, ECC, BURST EDO FEATURES • • • • • • • • • 168-pin, dual-in-line memory module (DIMM) ECC pin-out
|
OCR Scan
|
MT9LD272
MT18LD472
168-pin,
048-cycle
T18LCW
tc 97101
D472
|
PDF
|
HD74AC4060
Abstract: No abstract text available
Text: HD74AC4060 •14-Stage Binary Counter Description Preliminary Pin Assignment The HD74AC4060 is a 14 stage counter, this device increments on the falling edge negative transition of the input clock, and all their outputs are reset to a low level by applying a logical high on their reset
|
OCR Scan
|
HD74AC4060
14-Stage
HD74AC4060
Q4-Q10
12-Q14
T-90-20
|
PDF
|
gu040
Abstract: No abstract text available
Text: MHS electronic June 1992 M 67130/M 67140 HI-REL DATA SHEET 1kx8 CMOS DUAL PORT RAM FEATURES ACCESS TIME MILITARY : 35 TO 55 ns max . BUSY OUTPUT FLAG ON MASTER 67130L/67140L LOW POWER 67130V/67140V VERY LOW POWER FULLY ASYNCHRO NO US O PERATIO N FROM EITHER PORT
|
OCR Scan
|
67130/M
67130L/67140L
7130V/67140V
67130EV
gu040
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MC68302RC16 1/2 IL08 * ( VDD =+5V) C-MOS INTEGRATED MULTIPROTOCOL PROCESSOR -BOTTOM VIEW- N M L K J H G F E D C B A 1 2 3 4 5 6 7 8 9 10 11 12 13 PIN NO. 1A 1B 1C 1D 1E 1F 1G 1H 1J 1K 1L 1M 1N 2A 2B 2C 2D 2E 2F 2G 2H 2J 2K 2L 2M 2N 3A 3B 3C 3D 3E
|
Original
|
MC68302RC16
D0-D15
PB8-PB11
|
PDF
|
IEC-60073
Abstract: welding machine wiring diagram dc welding machine circuit diagram IEC60073 welding machine wiring diagram ND 300 diode 4j ac welding machine circuit diagram welding machine diagram ACEA3222 DIA18
Text: NSseries.fm Seite 7 Donnerstag, 4. Mai 2006 5:18 17 NS Series ACEA, ACBA, ACSA, ACKA Illuminated pushbutton, Indicators, Non-illuminated pushbutton, Selector, Key selector switches Full lineup to meet varied market needs Integrated 30 mm short body NS Series
|
Original
|
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Temic L67130/L67140 S e m ic o n d u c t o r s 1 K x 8 CMOS Dual Port RAM 3.3 Volt Introduction The L67130/67140 are very low power CMOS dual port static RAMs organized as 1024 x 8. They are designed to be used as a stand-alone 8 bits dual port RAM or as a
|
OCR Scan
|
L67130/L67140
L67130/67140
SCC9000
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Temic Semiconductors 1 K x 8 CMOS Dual Port RAM M67130/M67140 Introduction The M 67130/67140 are very low power CMOS dual port static RAMs organized as 1024 x 8. They are designed to be used as a stand-alone 8 bit dual port RAM or as a combination MASTER/SLAVE dual port for 16 bits or
|
OCR Scan
|
M67130/M67140
67140E
|
PDF
|
5mm LED projects
Abstract: red 5mm LED with holder 9l reset 2 poles Diode Holder
Text: NS Series ACEA, ACBA, ACSA, ACKA Illuminated pushbutton, Indicators, Non-illuminated pushbutton, Selector, Key selector switches Full lineup to meet varied market needs Integrated 30 mm short body NS Series FEATURES 1. Unique “Fine-mechanism” high performance contact construction
|
Original
|
|
PDF
|
dv3b
Abstract: LZ2353 LZ23J3G model 780 6v3a bx135 SHARP LQ 150 transistor dv3b
Text: [SPECNo. ISSUE: CClOYOO6 Nov. 19 1998 1 To; PRELIMINARY SPECIFICATIONS Product Type l/2.7-type(6.72mm Model No. Interline Color CCD Area Sensor with 1310k Pixels LZ23J3G %This specifications contains 30 pages including the cover and appendix. If you have any objectionsplease
|
Original
|
1310k
LZ23J3G
WDIP16-P-500C
BX135
dv3b
LZ2353
LZ23J3G
model 780
6v3a
SHARP LQ 150
transistor dv3b
|
PDF
|
|
|
Z86R91
Abstract: No abstract text available
Text: f Z T SCS-THOMSON Z8681 Z86R91 Ä 7# ROMLESS MICROCOMPUTERS • COMPLETE MICROCOMPUTER, 24 I/O LINES, AND UP TO 64K BYTES OF ADDRES SABLE EXTERNAL SPACE EACH FOR PRO GRAM AND DATA MEMORY ■ 143-BYTE REGISTER FILE, INCLUDING 124 GENERAL-PURPOSE REGISTERS, THREE
|
OCR Scan
|
Z8681
Z86R91
143-BYTE
254-BYTE
Z86R91)
12MHZ
40-PIN
Z86R91
|
PDF
|
TVC 2 HB
Abstract: pin diagram of TVC 2 HB 0451 wc 48 pin clcc
Text: r V VITELIC » I V61C30 FAMILY HIGH PERFORMANCE LOW POWER 8 192 BIT ' CMOS DUAL PORT MEMORY VICMOS TECHNOLOGY Features Description • The Vitelic V61C30 is a CMOS 1K x 8 high speed dual-port static RAM with advanced arbitration logic that provides access to both ports simultaneously.
|
OCR Scan
|
V61C30
TVC 2 HB
pin diagram of TVC 2 HB
0451 wc
48 pin clcc
|
PDF
|
ACDL1811
Abstract: 4j diode
Text: Discontinued as of August 31, 2011 NS Series ACEA, ACBA, ACSA, ACKA Illuminated pushbutton, Indicators, Non-illuminated pushbutton, Selector, Key selector switches Full lineup to meet varied market needs Integrated 30 mm short body NS Series FEATURES 1. Unique “Fine-mechanism” high
|
Original
|
|
PDF
|
74LS90
Abstract: LS93 74LS90 application application of 74LS90 LS90 LS92 LS93B 78/LS90
Text: LS90 LS92 Decade, Divide-by-Twelve, and Binary Counters LS93 DESCRIPTION Each o f these m o n o lith ic counters contains fo u r masterslave flip -flo p s and additional gating to provide a divide-bytw o counter and a three-stage binary counter fo r w hich the
|
OCR Scan
|
LS92A
74LS90
LS93
74LS90 application
application of 74LS90
LS90
LS92
LS93B
78/LS90
|
PDF
|
LR36685
Abstract: LZ24BP CLASS D WITH 494 POWER amplifier diagram dv3b 6h1l AP 494 Application Note
Text: SHARP SHARP L Z 2 4 B P 1 C O N T E N T S 1. GENERAL DESCRIPTION . 2 2. ARRANGEMENT OF PIXELS AND COLOR FILTERS . 3 3. PIN IDENTIFICATION .
|
OCR Scan
|
EL102148
30TYP
46TYP
27TYP.
LR36685
LZ24BP
CLASS D WITH 494 POWER amplifier diagram
dv3b
6h1l
AP 494 Application Note
|
PDF
|
s6130
Abstract: No abstract text available
Text: MOSEL M S6130 1K X 8 CMOS Dual Port SRAM FEATURES DESCRIPTION • High-speed-55/70/90ns Max. The MOSEL MS6130 is a 8,192 bit dual port static random access memory organized as 1,024 words by 6 bits. It is built with MOSEL’s high performance twin tub CMOS
|
OCR Scan
|
High-speed-55/70/90ns
325mW
S6130
MS6130
S6130-55PC
S6130L-55PC
S6130-70PC
6130L-70PC
S6130-90PC
6130L-90PC
|
PDF
|
Untitled
Abstract: No abstract text available
Text: V VITELIC V61C30 FAMILY HIGH PERFORMANCE LOW POWER 8 192 BIT CMOS DUAL PORT MEMORY VICMOS TECHNOLOGY Features Description • The Vitelic V61C30 is a CMOS 1K x 8 high speed dual-port static RAM with advanced arbitration logic that provides access to both ports simultaneously.
|
OCR Scan
|
V61C30
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Revised January 1999 S E M I C O N D U C T O R TM General Description Features The CD4015BC contains two identical, 4-stage, serialinput/parallel-output registers with independent “Data” , “Clock,” and “ Reset” inputs. The logic level present at the
|
OCR Scan
|
CD4015BC
CD4015BC
|
PDF
|
A12L
Abstract: A13L CY7C026A CY7C036A IDT70261
Text: 1 CY7C026A CY7C036A PRELIMINARY 16K x 16/18 Dual-Port Static RAM • Automatic power-down • Expandable data bus to 32/36 bits or more using Master/Slave chip select when using more than one device • On-chip arbitration logic • Semaphores included to permit software handshaking
|
Original
|
CY7C026A
CY7C036A
100-Pin
IDT70261
CY7C026A)
CY7C036A)
35-mor
A12L
A13L
CY7C026A
CY7C036A
IDT70261
|
PDF
|
SEM 2004
Abstract: semaphore
Text: CY7C026A CY7C036A16K x 16/18 Dual-Port Static RAM CY7C026A CY7C036A 16K x 16/18 Dual-Port Static RAM Features • Fully asynchronous operation • Automatic power-down • Expandable data bus to 32/36 bits or more using Master/Slave chip select when using more than one device
|
Original
|
CY7C026A
CY7C036A16K
CY7C036A
CY7C026A)
CY7C036A)
35-micron
CY7C026A/CY7C036A
SEM 2004
semaphore
|
PDF
|
