IBM schematics
Abstract: MPC860 PLX Technology
Text: PCI 9080RDK-860 Reference Design Kits with PCI SDK for the PCI 9080 Features • PCI Version 2.1 compliant boards based on the powerful PLX 9080 Bus Master I/O Accelerator chip with I2O messaging unit in hardware ■ Motorola MPC860 ■ PLXMon97 provides a comprehensive tool for PCI bus
|
Original
|
9080RDK-860
MPC860
PLXMon97
WindowsNT/95
PLXMon97,
IBM schematics
MPC860
PLX Technology
|
PDF
|
hitachi sh3
Abstract: 9080RDK-RC32364 MPC860 RC32364 Hitachi DSA0092 pci plx 9080
Text: PCI 9080RDK-RC32364 Reference Design Kit with PCI SDK Features • PCI Version 2.1 compliant host board based on the powerful PCI 9080 Bus Master I/O Accelerator chip ■ Full Bus Master and Burst Management–Directly supports PCI Target, PCI Initiator and DMA
|
Original
|
9080RDK-RC32364
RC32364
32-bit
133MHz
RC32364
9080RC64-RPB-010
hitachi sh3
9080RDK-RC32364
MPC860
Hitachi DSA0092
pci plx 9080
|
PDF
|
Hitachi SH3 80MHz
Abstract: hitachi sh3 HD64461 pci schematics MPC860 SH7709 Hitachi DSA0092 EFB810-3/4-3/Hitachi SH3 80MHz
Text: PCI 9080RDK-SH3 Reference Design Kit with PCI SDK Features • PCI Version 2.1 compliant board based on the powerful PCI 9080 Bus Master I/O Accelerator chip ■ Full Bus Master that supports PCI Target, PCI Initiator, and DMA ■ Hitachi SH7709 80MHz internal RISC processor
|
Original
|
9080RDK-SH3
SH7709
80MHz
Hitachi SH3 80MHz
hitachi sh3
HD64461
pci schematics
MPC860
Hitachi DSA0092
EFB810-3/4-3/Hitachi SH3 80MHz
|
PDF
|
RISCwatch
Abstract: Intel i960 401GF 82C59 PowerPC 401 IBM PCi port RISCwatch API
Text: PCI 9080RDK-960 PCI 9080RDK-401 Features • PCI Version 2.1 compliant boards based on the powerful PCI 9080 Bus Master I/O Accelerator chip with I2O messaging unit in hardware. ■ PCI 9080RDK available for the Intel i960 or the IBM PowerPC 401 processor.
|
Original
|
9080RDK-960
9080RDK-401
9080RDK
PLXMon97
NT/95
tech9080
RISCwatch
Intel i960
401GF
82C59
PowerPC 401
IBM PCi port
RISCwatch API
|
PDF
|
verilog code for 32 bit risc processor
Abstract: verilog code for 16 bit risc processor pci master verilog code verilog code for pci pci schematics RISCwatch verilog code 16 bit processor 401GF verilog code for PowerPC c code for pci master
Text: PCI 9080RDK-401B Features • PCI Version 2.1 compliant board based on the powerful PCI 9080 Bus Master I/O Accelerator chip ■ Full Bus Master and Burst Management–Directly supports PCI Target, PCI Master, DMA, and I2O messaging transfers ■ IBM PowerPC 401GF 32-bit
|
Original
|
9080RDK-401B
401GF
32-bit
50MHz
90804B-RPB-010
verilog code for 32 bit risc processor
verilog code for 16 bit risc processor
pci master verilog code
verilog code for pci
pci schematics
RISCwatch
verilog code 16 bit processor
verilog code for PowerPC
c code for pci master
|
PDF
|
MPC860
Abstract: PCI9080 mpc860 users manual "Development Support" 9080RDK-860 0x10b5 DY9080 R9080 32X2 BUS49 LA10
Text: PCI 9080RDK-860 Hardware Reference Manual Release 2.0, initial publishing February 2, 1998. Copyright 1998, PLX Technology, Inc. All rights reserved. This document contains proprietary and confidential information of PLX Technology Inc. PLX . The contents of this document may not be copied nor duplicated in any form, in whole or in part,
|
Original
|
9080RDK-860
MPC860
PCI9080
mpc860 users manual "Development Support"
0x10b5
DY9080
R9080
32X2
BUS49
LA10
|
PDF
|
nec V830 spec
Abstract: GLOBAL NAVIGATION 3000 9080 intel 8008 pci9080 V830 9060ES 9060SD U301 V810
Text: PCI 9080/V830 AN NEC V830 to PCI bus Application October 1, 1997 Version 1.0 Note Features _ • • • Complete Application Note for designing a PCI adapter or embedded system based on the NEC V830 processor including: • Detailed Design Description
|
Original
|
9080/V830
V830-based
CPUy830
/readyo9080)
/ready830
nec V830 spec
GLOBAL NAVIGATION 3000
9080
intel 8008
pci9080
V830
9060ES
9060SD
U301
V810
|
PDF
|
Intel i960
Abstract: window 95
Text: PCI SDK Software Development Kit for the PCI 9080 Feat ures & Benef its Host and Local API interface to PCI 9080: • Greatly simplifies understanding the details of registers and bit functionality ■ Substantially reduces time to develop host and local processor software
|
Original
|
|
PDF
|
design of dma controller using vhdl
Abstract: GT-64111 E1 TO Ethernet-MAC using vhdl 4321 display CMOS DIGITAL CAMERA 640x480 colour tv kit circuit diagram E1 PCM encoder Ethernet-MAC E1 using vhdl GALILEO TECHNOLOGY interface of rs232 to UART in VHDL
Text: IDT Support Components Support Components Section 8 189 Support Components Galileo Technology, Inc. GT-64010A: System Controller with PCI Interface for RC4650/4700/5000/64475 CPUs Features Description ◆ Integrated system controller with 32-bit PCI bus interface
|
Original
|
GT-64010A:
RC4650/4700/5000/64475
32-bit
50MHz
256KB
512KB
GT64012
512Mbyte
64-bit
design of dma controller using vhdl
GT-64111
E1 TO Ethernet-MAC using vhdl
4321 display
CMOS DIGITAL CAMERA 640x480
colour tv kit circuit diagram
E1 PCM encoder
Ethernet-MAC E1 using vhdl
GALILEO TECHNOLOGY
interface of rs232 to UART in VHDL
|
PDF
|
IC Reader DLL Function Library Reference Manual
Abstract: small doorbell project i960HA INT960 INTS9080 PCI9080 PLX9080 RDKF
Text: PCI SDK Programmer’s Reference Manual Release 1.2, initial publishing December 11, 1997. Copyright 1997, PLX Technology, Inc. All rights reserved. This document contains proprietary and confidential information of PLX Technology Inc. PLX . The contents of this document may not be copied nor duplicated in any form, in whole or in part,
|
Original
|
|
PDF
|
401GF
Abstract: IBM powerpc
Text: FOR IMMEDIATE RELEASE Editorial Contact: Reader Contact: Murry Shohat, DRB Partners 707.576.0111; e-mail: murry@sonic.net Mike Salameh, PLX 408.328.3502; e-mail: mike_salameh@plxtech.com Internet: http://www.plxtech.com PLX “I2O Manager” software and full development kit
|
Original
|
401GF
IBM powerpc
|
PDF
|
pci plx 9080
Abstract: 401GF powerpc pci bridge RDK401
Text: FOR IMMEDIATE RELEASE Editorial Contact: Reader Contact: Murry Shohat, DRB Partners 707.576.0111; e-mail: murry@sonic.net Mike Salameh, PLX 408.328.3502; e-mail: mike_salameh@plxtech.com Internet: http://www.plxtech.com PLX Delivers Intelligent I/O I2O and PCI capability
|
Original
|
401GFTM,
9080RDK401GF,
401GFTM
RDK-401GF
401GF
pci plx 9080
powerpc pci bridge
RDK401
|
PDF
|
9080RDK-860
Abstract: how does 7492 function MPC860 DIAB data
Text: PCI SDK User’s Manual Release 1.2, initial publishing December 11, 1997. Copyright 1997, PLX Technology, Inc. All rights reserved. This document contains proprietary and confidential information of PLX Technology Inc. PLX . The contents of this document may not be copied nor duplicated in any form, in whole or in part,
|
Original
|
32-bit
9080RDK-860
how does 7492 function
MPC860
DIAB data
|
PDF
|
9060ES
Abstract: 9060SD MPC860 9985K
Text: PCI 9080 I2O Compatible PCI Bus Master I/O Accelerator Chip Features • PCI Version 2.1 compliant Bus Master interface chip for adapters and embedded systems ■ Programmable local bus supports nonmultiplexed 32-bit address/data, multiplexed 32- or 16-bit, and
|
Original
|
32-bit
16-bit,
208-pin
133MB/sec
32-bi960
9080-PB-010
9060ES
9060SD
MPC860
9985K
|
PDF
|
|
|
I960 hx
Abstract: No abstract text available
Text: FOR IMMEDIATE RELEASE Editorial Contacts: Reader Contacts: Murry Shohat, DRB Partners 707.576.0111; e-mail: murry@sonic.net Mike Salameh, PLX 408.328.3502; e-mail: mike_salameh@plxtech.com http://www.plxtech.com Anne Schaller, Intel 602.554.2388: e-mail Anne_P_Schaller@ccm.ch.intel.com
|
Original
|
i960HxTM
I960 hx
|
PDF
|
MPC860
Abstract: No abstract text available
Text: PLXMon98 User’s Manual Release 1.0, initial publishing February 2, 1998. Copyright 1998, PLX Technology, Inc. All rights reserved. This document contains proprietary and confidential information of PLX Technology Inc. PLX . The contents of this document may not be copied nor duplicated in any form, in whole or in part,
|
Original
|
PLXMon98
9080RDK
MPC860
|
PDF
|
PIN CONFIGURATION pci 32 bit 5 v
Abstract: 9060ES 9060SD RC32364 RC5000 pci 32 bit 5 v
Text: Support Components PLX Technology Inc. PCI 9080 I2O Compatible PCI Bus Master I/O Accelerator Chip Features Description ◆ PCI Version 2.1 compliant Bus Master interface chip for adapters and embedded systems ◆ Programmable local bus supports nonmultiplexed 32-bit
|
Original
|
32-bit
16-bit,
PIN CONFIGURATION pci 32 bit 5 v
9060ES
9060SD
RC32364
RC5000
pci 32 bit 5 v
|
PDF
|
9060ES
Abstract: 9060SD MPC860
Text: PCI 9080 I2O Compatible PCI Bus Master I/O Accelerator Chip Features • PCI Version 2.1 compliant Bus Master interface chip for adapters and embedded systems ■ Programmable local bus supports nonmultiplexed 32-bit address/data, multiplexed 32- or 16-bit, and
|
Original
|
32-bit
16-bit,
208-pin
133MB/sec
32-bitel
9080-PB-010
9060ES
9060SD
MPC860
|
PDF
|
INTEL I960
Abstract: PowerPC 401 pci plx 9080
Text: I2OSDK I2O Manager Software Development Kit for the PCI 9080 I 2O S D K F e a t u r e s • Development Environment for I2O Private Platform IO Platform 1 Designs ■ I2OMon debugger runs on Windows NT,™ tests I2O messages ■ Sample RAMDisk driver
|
Original
|
9080RDK
9080RDK-960
INTEL I960
PowerPC 401
pci plx 9080
|
PDF
|