transistor h5c
Abstract: TRANSISTOR SUBSTITUTION DATA BOOK 1993 HDTV transmitter receivers block diagram 1 phase pure sine wave inverter schematic intel 945 motherboard schematic diagram prbs pattern generator using analog verilog gx iec developer p1111 D84 TRANSISTOR soft ferrite handbook
Text: Stratix GX Device Handbook, Volume 2 101 Innovation Drive San Jose, CA 95134 408 544-7000 www.altera.com SGX5V2-2.0 Copyright 2006 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and
|
Original
|
PDF
|
|
Broken Conductor Detection for Overhead Line Distribution System
Abstract: verilog code for CORDIC to generate sine wave verilog code for cordic algorithm for wireless la TXC 13.56 sma diode h5c intel 945 motherboard schematic diagram 2005Z fet k241 EARTH LEAKAGE RELAY diagram schematic diagram for panasonic inverter air cond
Text: Stratix GX Device Handbook, Volume 1 101 Innovation Drive San Jose, CA 95134 408 544-7000 www.altera.com SGX5V1-1.2 Copyright 2006 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and
|
Original
|
PDF
|
|
CORE i3 ARCHITECTURE
Abstract: pin configuration of i3 processor verilog code for lvds driver verilog SATA EP2AGX260 vhdl code for lvds driver EP2AGX45 ubga higig protocol overview EP2AGX190 EP2AGX65
Text: 1. Arria II GX Device Family Overview AIIGX51001-3.0 The Arria II GX device family is designed specifically for ease-of-use. The cost-optimized, 40-nm device family architecture features a low-power, programmable logic engine and streamlined transceivers and I/Os. Common
|
Original
|
PDF
|
AIIGX51001-3
40-nm
CORE i3 ARCHITECTURE
pin configuration of i3 processor
verilog code for lvds driver
verilog SATA
EP2AGX260
vhdl code for lvds driver
EP2AGX45 ubga
higig protocol overview
EP2AGX190
EP2AGX65
|
Untitled
Abstract: No abstract text available
Text: Digital and Mixed Signal Oscilloscopes DPO/DSA/MSO70000 Series Datasheet 6.25 Gb/s Real-time Serial Trigger – Assures triggering on the first instance of a specified NRZ or 8b/10b pattern to allow isolation of pattern-dependent effects Application Support for High-speed Serial Industry Standards,
|
Original
|
PDF
|
DPO/DSA/MSO70000
8b/10b
5W-23446-18
|
8 pin ic chip 4835
Abstract: No abstract text available
Text: Digital and Mixed Signal Oscilloscopes DPO/DSA/MSO70000C and D Series Datasheet Pinpoint Triggering – Minimize time spent trying to acquire problem signals for efficient troubleshooting and shortened debug time Visual Trigger – Precisely qualify triggers and find unique events in
|
Original
|
PDF
|
DPO/DSA/MSO70000C
8b/10b
RS-232/422/485/UART,
5W-23446-17
8 pin ic chip 4835
|
MDIO clause 45 specification
Abstract: 807D 1310 10G FP km 8065
Text: PRELIMINARY Product Specification RoHS-6 Compliant 10GBASE-LRM X2 Transponder FTLX1341 STANDARDS IEEE Std 802.3ae -2002 IEEE 802.3aq Draft 4.0 X2 MSA Issue 2.0b OPTICAL FEATURES 10 Gigabit Ethernet: 10GBASE-LRM 10.3125 Gb/s
|
Original
|
PDF
|
10GBASE-LRM
FTLX1341
3aeTM-2002
220m1
FTLX1341E2
MDIO clause 45 specification
807D
1310 10G FP
km 8065
|
EP2AGX260EF
Abstract: "switch power supply" handbook
Text: Arria II GX Device Handbook Volume 1 101 Innovation Drive San Jose, CA 95134 www.altera.com AIIGX5V1-1.1 Copyright 2009 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other
|
Original
|
PDF
|
|
EP4CE15
Abstract: V-by-One EP4CE40 EP4CGX22 EP4CE6 EP4CE55 EP4CE75 ep4cgx30f484 EP4CGX displayport 1.2
Text: Cyclone IV Device Handbook, Volume 1 101 Innovation Drive San Jose, CA 95134 www.altera.com CYIV-5V1-1.3 Copyright 2010 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other
|
Original
|
PDF
|
|
ep4cgx30f484
Abstract: EP4CE115 CYIV-5V1-1 EP4CGX EP4CE55 EP4CE15 sigma delta lcd screen lvds 40 pin diagram ep4ce22 ep4ce40
Text: Cyclone IV Device Handbook, Volume 1 101 Innovation Drive San Jose, CA 95134 www.altera.com CYIV-5V1-1.5 Copyright 2010 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other
|
Original
|
PDF
|
|
EP4CE15
Abstract: F169 Texas Instruments Cyclone IV EP4C Series Power Reference Designs ep4ce40 CYIV-5V1-1 4CGX75 V-by-One n148 TYPE SKP 38 CL 9001 ep4cgx30f484
Text: Cyclone IV Device Handbook, Volume 1 Cyclone IV Device Handbook, Volume 1 101 Innovation Drive San Jose, CA 95134 www.altera.com CYIV-5V1-1.6 2011 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos
|
Original
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: Arria II GX Device Handbook Volume 1 101 Innovation Drive San Jose, CA 95134 www.altera.com AIIGX5V1-1.1 Copyright 2009 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other
|
Original
|
PDF
|
|
CORE i3 ARCHITECTURE
Abstract: verilog code for aes encryption higig specification dual lvds vhdl pin configuration of i3 processor vhdl code for ddr3 EP2AGX260 JESD204 Altera Arria V FPGA EP2AGX190
Text: 1. Overview for the Arria II Device Family December 2010 AIIGX51001-4.0 AIIGX51001-4.0 The Arria II device family is designed specifically for ease-of-use. The cost-optimized, 40-nm device family architecture features a low-power, programmable logic engine and streamlined transceivers and I/Os. Common
|
Original
|
PDF
|
AIIGX51001-4
40-nm
CORE i3 ARCHITECTURE
verilog code for aes encryption
higig specification
dual lvds vhdl
pin configuration of i3 processor
vhdl code for ddr3
EP2AGX260
JESD204
Altera Arria V FPGA
EP2AGX190
|
AIIGX53001-3
Abstract: half bridge converter 2kw higig pause frame EP2AGX65 EP2AGX65DF29 HDTV transmitter receivers block diagram 32-Bit Parallel-IN Serial-OUT Shift Register prbs parity checker and generator SILICON General 741 PMD Motion
Text: Arria II GX Device Handbook, Volume 1 101 Innovation Drive San Jose, CA 95134 www.altera.com AIIGX5V1-3.0 Copyright 2010 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other
|
Original
|
PDF
|
|
vhdl code for 1 bit error generator
Abstract: No abstract text available
Text: Cyclone IV Device Handbook, Volume 1 Cyclone IV Device Handbook, Volume 1 101 Innovation Drive San Jose, CA 95134 www.altera.com CYIV-5V1-1.9 2013 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos
|
Original
|
PDF
|
|
|
|
Untitled
Abstract: No abstract text available
Text: Cyclone IV Device Handbook, Volume 1 Cyclone IV Device Handbook, Volume 1 101 Innovation Drive San Jose, CA 95134 www.altera.com CYIV-5V1-1.8 2013 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos
|
Original
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: Cyclone IV Device Handbook, Volume 1 Cyclone IV Device Handbook, Volume 1 101 Innovation Drive San Jose, CA 95134 www.altera.com CYIV-5V1-1.7 2012 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos
|
Original
|
PDF
|
|
CORE i3 ARCHITECTURE
Abstract: vhdl code CRC for lte higig specification vhdl code for lvds driver 16 bit Array multiplier code in VERILOG EP2AGX190 xaui xgmii ip core altera CPRI CDR mini-lvds spec LVDS ip
Text: 1. Overview for the Arria II Device Family July 2012 AIIGX51001-4.4 AIIGX51001-4.4 The Arria II device family is designed specifically for ease-of-use. The cost-optimized, 40-nm device family architecture features a low-power, programmable logic engine and streamlined transceivers and I/Os. Common
|
Original
|
PDF
|
AIIGX51001-4
40-nm
CORE i3 ARCHITECTURE
vhdl code CRC for lte
higig specification
vhdl code for lvds driver
16 bit Array multiplier code in VERILOG
EP2AGX190
xaui xgmii ip core altera
CPRI CDR
mini-lvds spec
LVDS ip
|
Untitled
Abstract: No abstract text available
Text: Cyclone IV Device Handbook, Volume 1 Cyclone IV Device Handbook, Volume 1 101 Innovation Drive San Jose, CA 95134 www.altera.com CYIV-5V1-2.1 2014 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos
|
Original
|
PDF
|
|
XILINX/HD-SDI over sd
Abstract: CTXIL103 smpte 424m to itu 656 smpte rp 198 3g hd sdi regenerator reclocker smpte 424m to smpte 274m Block diagram on monochrome tv transmitter 54 mhz crystal oscillator XAPP514 2048x1080
Text: Audio/Video Connectivity Solutions for Virtex-II Pro and Virtex-4 FPGAs Reference Designs for the Broadcast Industry: Volume 1 XAPP514 v4.0.1 October 15, 2008 R R Xilinx is disclosing this Document and Intellectual Property (hereinafter “the Design”) to you for use in the development of
|
Original
|
PDF
|
XAPP514
AES3-2003,
UG073:
XILINX/HD-SDI over sd
CTXIL103
smpte 424m to itu 656
smpte rp 198
3g hd sdi regenerator reclocker
smpte 424m to smpte 274m
Block diagram on monochrome tv transmitter
54 mhz crystal oscillator
XAPP514
2048x1080
|
ep4ce
Abstract: EP4CGX EP4CE15 EP4CE22 ep4cgx30f484 ep4cgx15 EP4CGX50 EP4CE40 EP4CE75 ep4CGX150
Text: 1. Cyclone IV FPGA Device Family Overview CYIV-51001-1.4 Altera’s new Cyclone IV FPGA device family extends the Cyclone FPGA series leadership in providing the market’s lowest-cost, lowest-power FPGAs, now with a transceiver variant. Cyclone IV devices are targeted to high-volume, cost-sensitive
|
Original
|
PDF
|
CYIV-51001-1
ep4ce
EP4CGX
EP4CE15
EP4CE22
ep4cgx30f484
ep4cgx15
EP4CGX50
EP4CE40
EP4CE75
ep4CGX150
|
ep4ce
Abstract: EP4CE15 EP4CGX EP4CE6 EP4CE22 EP4CE10 ep4cgx30f484 EP4CE40 EP4CE75 EP4CGX150 speed grade
Text: 1. Cyclone IV FPGA Device Family Overview CYIV-51001-1.3 Altera’s new Cyclone IV FPGA device family extends the Cyclone FPGA series leadership in providing the market’s lowest-cost, lowest-power FPGAs, now with a transceiver variant. Cyclone IV devices are targeted to high-volume, cost-sensitive
|
Original
|
PDF
|
CYIV-51001-1
ep4ce
EP4CE15
EP4CGX
EP4CE6
EP4CE22
EP4CE10
ep4cgx30f484
EP4CE40
EP4CE75
EP4CGX150 speed grade
|
9a21
Abstract: No abstract text available
Text: Arria II Device Handbook Volume 1: Device Interfaces and Integration Arria II Device Handbook Volume 1: Device Interfaces and Integration 101 Innovation Drive San Jose, CA 95134 www.altera.com AIIGX5V1-4.4 Document last updated for Altera Complete Design Suite version:
|
Original
|
PDF
|
|
PMD 1000
Abstract: EP2AGX260EF EP2AGX95D scramble codes matlab GPON block diagram ep2agx65df
Text: Arria II Device Handbook Volume 1: Device Interfaces and Integration Arria II Device Handbook Volume 1: Device Interfaces and Integration 101 Innovation Drive San Jose, CA 95134 www.altera.com AIIGX5V1-4.1 Document last updated for Altera Complete Design Suite version:
|
Original
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: Arria II Device Handbook Volume 1: Device Interfaces and Integration Arria II Device Handbook Volume 1: Device Interfaces and Integration 101 Innovation Drive San Jose, CA 95134 www.altera.com AIIGX5V1-4.5 Document last updated for Altera Complete Design Suite version:
|
Original
|
PDF
|
|
