Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    80486 CORE LOGIC CONTROLLER Search Results

    80486 CORE LOGIC CONTROLLER Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    TMPM3HMFYAFG Toshiba Electronic Devices & Storage Corporation Arm Cortex-M3 Core Based Microcontroller/32bit/P-LQFP80-1212-0.50-003 Visit Toshiba Electronic Devices & Storage Corporation
    TMPM3HPFYADFG Toshiba Electronic Devices & Storage Corporation Arm Cortex-M3 Core Based Microcontroller/32bit/P-LQFP128-1420-0.50-001 Visit Toshiba Electronic Devices & Storage Corporation
    TMPM3HLFYAUG Toshiba Electronic Devices & Storage Corporation Arm Cortex-M3 Core Based Microcontroller/32bit/P-LQFP64-1010-0.50-003 Visit Toshiba Electronic Devices & Storage Corporation
    TMPM3HNFZAFG Toshiba Electronic Devices & Storage Corporation Arm Cortex-M3 Core Based Microcontroller/32bit/P-LQFP100-1414-0.50-002 Visit Toshiba Electronic Devices & Storage Corporation
    TMPM3HLFZAUG Toshiba Electronic Devices & Storage Corporation Arm Cortex-M3 Core Based Microcontroller/32bit/P-LQFP64-1010-0.50-003 Visit Toshiba Electronic Devices & Storage Corporation

    80486 CORE LOGIC CONTROLLER Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    motherboard major problems

    Abstract: PowerPC 601 opti 486 chipset interrupt 80486 "bus steering logic" dma 80486 VESA QL2003 80486 interface PowerPC 601 interface to the peripherals
    Text: PowerPC HIGHLIGHTS TM QAN11 601 CPU Interface to VESA Bus QuickLogic QL2003 device controls system interface logic connecting PowerPCTM 601 CPU to OPTI chipset that supports PC/AT standard Fast 33 MHz VESA bus operation Converts 64-bit 601 CPU data cycles into 32-bit cycles for VESA bus


    Original     		QAN11 QL2003 64-bit 32-bit QL12x16 QL2003 motherboard major problems PowerPC 601 opti 486 chipset interrupt 80486 "bus steering logic" dma 80486 VESA 80486 interface PowerPC 601 interface to the peripherals PDF

    motherboard major problems

    Abstract: burst bus mode in 80486 interrupt 80486 interrupt in 80486 vesa local bus design OPTi chipset 486 opti chipset 80486 memory devices signal path designer QAN11
    Text: PowerPC HIGHLIGHTS TM QAN11 601 CPU Interface to VESA Bus QuickLogic QL12x16 device controls system interface logic connecting PowerPCTM 601 CPU to OPTI chipset that supports PC/AT standard Fast 33 MHz VESA bus operation Converts 64-bit 601 CPU data cycles into 32-bit cycles for VESA bus


    Original     		QAN11 QL12x16 64-bit 32-bit motherboard major problems burst bus mode in 80486 interrupt 80486 interrupt in 80486 vesa local bus design OPTi chipset 486 opti chipset 80486 memory devices signal path designer QAN11 PDF

    VT82C505

    Abstract: 82c505 80486 chipset vesa local bus controller intel 80486 pin diagram 026A RX5B RX-84 026A making transistor 026a
    Text: Application Note AN-026A VIA Technologies, Inc. 5020 Brandin CT. Fremont, CA94538, USA TEL: 1-510-683-3300 FAX: 1-510-683-3301 5th. Fl., No. 501-17 Chung-cheng Rd.,Hsin-tien Taipei, Taiwan, R.O.C. TEL: 886-2-218-5452 FAX: 886-2-218-5453 VT82C505 Interface with Other VL/ISA Chipsets


    Original     		AN-026A CA94538, VT82C505 VT82C505B, RX87-8F 82c505 80486 chipset vesa local bus controller intel 80486 pin diagram 026A RX5B RX-84 026A making transistor 026a PDF

    80486 microprocessor pin out diagram

    Abstract: 80486 microprocessor block diagram and pin diagram microprocessor 80386 pin out diagram pin out of 80386 microprocessor 80386 microprocessor pin out diagram architecture of 80486 microprocessor architecture of microprocessor 80386 pin configuration of intel 80386 80486 Opcodes 80486 microprocessor description
    Text: Design Considerations for Migrating Intel386 and Intel486™ Processor Embedded Systems to the Pentium Processor Application Note August 1998 Order Number: 273192-001 Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual


    Original     		Intel386TM Intel486TM AP-442 AP-479 AP-579 430HX 82371FB 82371SB 80486 microprocessor pin out diagram 80486 microprocessor block diagram and pin diagram microprocessor 80386 pin out diagram pin out of 80386 microprocessor 80386 microprocessor pin out diagram architecture of 80486 microprocessor architecture of microprocessor 80386 pin configuration of intel 80386 80486 Opcodes 80486 microprocessor description PDF

    AT25C01

    Abstract: AT25C04 AT34C256 AT34C64 AT76C176 AT40495 AT76C176A 486SLC AT25C02 486SLC2
    Text: Atmel Product Line Guide System Serial Configuration E2PROMS Part Number Memory Size AT34C64 AT34C128 AT34C256 65,536 x 1 131,072 x 1 262,144 x 1 Description 64K System Configuration E2PROM 128K System Configuration E2PROM 256K System Configuration E2PROM


    Original     		AT34C64 AT34C128 AT34C256 3Q-95 4Q-95 AT40281 AT40283 AT40285 AT40391B AT25C01 AT25C04 AT34C256 AT34C64 AT76C176 AT40495 AT76C176A 486SLC AT25C02 486SLC2 PDF

    AT25C01

    Abstract: AT27LV1024 AT76C176 486SLC AT93c57 BQ 24 Transistor 2Mbit EPROM AT24C21 AT29C1024 AT76C176A
    Text: Atmel Product Line Guide Programmable Logic Devices Part Number Packages Speeds Description Availability Flash-Based ATF16V8B ATF16V8BQ,BQL ATF16V8C ATF16V8CZ ATF20V8B ATF20V8BQ,BQL ATF22V10B ATF22V10BL,BQ,BQL ATF22V10BL,BQ,BQL ATF1500,L 20-Pin 20-Pin 20-Pin


    Original     		ATF16V8B ATF16V8BQ ATF16V8C ATF16V8CZ ATF20V8B ATF20V8BQ ATF22V10B ATF22V10BL ATF1500 AT25C01 AT27LV1024 AT76C176 486SLC AT93c57 BQ 24 Transistor 2Mbit EPROM AT24C21 AT29C1024 AT76C176A PDF

    CY7C1331

    Abstract: CY7C1332
    Text: CY7C1331 ADVANCED INFORMATION CY7C1332 64K x 18 Synchronous Cache 3.3V RAM D Features D Supports 66ĆMHz Pentium and external cache controller T procesĆ D D D sor cache systems with zero wait states D D D The CY7C1331 is designed for Intel PenĆ tium and i486 CPU-based systems; its


    Original     		CY7C1331 CY7C1332 66MHz CY7C1331 CY7C1332 PDF

    CY7C178

    Abstract: CY7C179 block diagram of processor 80486 INTEL 80486
    Text: CY7C178 PRELIMINARY D Features and external cache controller T microĆ Fast clockĆtoĆoutput times D D D D Ċ Functional Description processor cache systems with zero wait states 32K by 18 common I/O TwoĆbit wraparound counter supportĆ 7C178 TwoĆbit wraparound counter supportĆ


    Original     		CY7C178 7C178) 7C179) CY7C178 CY7C179 block diagram of processor 80486 INTEL 80486 PDF

    VCC119

    Abstract: No abstract text available
    Text: AT40498 Features • One-Chip PC/AT Compatible Core Logic Controller for 80486 Systems Operating Up to 66 MHz. • One 208-Pln Quad Fiatpack, Sub-Micron CMOS Technology • Direct Mapped Write-Back Cache Controller with Burst Fill • Programmable 2-1-1-1,3-1-1-1,2-2-2-2 and 3-2-2-2 Cache Burst Cycles


    OCR Scan     		AT40498 208-Pln 16-Blt AT40498 21DC0987654321012# AT40498-25 AT40498-33 AT40498-50 VCC119 PDF

    AT40498

    Abstract: No abstract text available
    Text: AT40498 Features • One-Chip PC/AT Compatible Core Logic Controller for 80486 Systems Operating Up to 66 MHz. One 208-Pin Quad Flatpack, Sub-Micron CMOS Technology Direct Mapped Write-Back Cache Controller with Burst Fill Programmable 2-1-1-1,3-1-1-1,2-2-2-2 and 3-2-2-2 Cache Burst Cycles


    OCR Scan     		AT40498 208-Pin 16-Bit AT40498 AT40498-25 AT40498-33 AT40498-50 PDF

    AT40498

    Abstract: 486dx isa bios 80486 MA10
    Text: AT40498 Features • One-Chip PC/AT Compatible Core Logic Controller for 80486 Systems Operating Up to 66 MHz. One 208-Pin Quad Flatpack, Sub-Micron CMOS Technology Direct Mapped Write-Back Cache Controller with Burst Fill Programmable 2-1-1-1,3-1-1-1,2-2-2-2 and 3-2-2-2 Cache Burst Cycles


    OCR Scan     		AT40498 208-Pin 16-Bit 0Q0573D AT40498 000S732 AT40498-25 AT40498-33 486dx isa bios 80486 MA10 PDF

    CC 4093 N

    Abstract: 2Mbit EPROM IC 4093 cmos 4093 rom at29c010 32k sram 20pin card 486slc eprom rom 512k x 16 bits IC 4093 data eprom 8k 24pin
    Text: o PRODUCT GUIDE October 1993 Programmable Logic Devices Part Number Packages Speeds Description Availability 20-Pin 24-Pin 7.5-25 ns 7.5-25 ns 8 FFs, 8 I/O Pins, High Speed & Low Power 10 FFs, 10 I/O Pins, High Speed & Low Power 40-93 40-93 24-Pin 24-Pin 40-Pin


    OCR Scan     		ATF16V8B ATF22V10B 20-Pin 24-Pin AT22LV10 ATV750BV ATV2500BV 24-Pin 40-Pin CC 4093 N 2Mbit EPROM IC 4093 cmos 4093 rom at29c010 32k sram 20pin card 486slc eprom rom 512k x 16 bits IC 4093 data eprom 8k 24pin PDF

    11ax

    Abstract: 80486 microprocessor pin out diagram
    Text: PRELIMINARY CYPRESS SEMICONDUCTOR Features 32K x 9 Synchronous Cache R/W RAM • D irect interface with the processor and external cache controller Supports 66-M Hz Pentium " CPU cache systems • TWo complementary synchronous chip enables Available in standard PLCC/LCC


    OCR Scan     		CY7B173A CY7B174A i486/Pentium 7B173A) 7B174A) 44-pin 44-Square --10JC --14LMB 11ax 80486 microprocessor pin out diagram PDF

    Untitled

    Abstract: No abstract text available
    Text: /D1/J/4A: iü/e/90 Revision: Monday, January 11,1993 -W £3 *993 PRELIMINARY r^ Y P P F Q c — SEMICONDUCTOR 32K x 9 Synchronous Cache R/W RAM • IWo complementary synchronous chip selects • Asynchronous output enable Features • Supports 66-MHz cache systems


    OCR Scan     		/e/90 CY7B173A CY7B174A CY7B173A CY7B174A PDF

    Untitled

    Abstract: No abstract text available
    Text: / u i f o / t n . i£ /o /9 U Revision: Monday, January 11,1993 IC Y P *•*% * IM PRELIM INARY CYPRESS ~ — . SEMICONDUCTOR Features • Supports 66-MHz cache systems • Available in PQFP with 25-Mil lead pitch • BiCMOS for optimum speed/power • 9-ns access delay clock to output


    OCR Scan     		CY7B173A CY7B174A 66-MHz 25-Mil i48ti/Pentium 7B173A) 7B174A) PDF

    7B176

    Abstract: No abstract text available
    Text: Revision: Tuesday, January 12,1993 250^ 2 CYPRESS * SEMICONDUCTOR S7E □ 0 0 f l ci45 D ADVANCED INFORMATION HA* *• CYPRESS =•■* SEMICONDUCTOR Features • Supports 66-MHz cache systems with zero wait states • Available in PQFP with 25-mil lead pitch


    OCR Scan     		CY7B175 CY7B176 66-MHz 25-mil 486/Pentium 7B175) 7B176) 7B176 PDF

    7b174

    Abstract: No abstract text available
    Text: PRELIM INARY CY7B173 CY7B174 r^ y p p u c Q Features • Supports 50-MHz cache systems • 32K by 9 common I/O • BiCMOS for optimum speed/power • 14-ns access delay clock to output • Ttoo-bit wraparound counter support­ ing the 486 burst sequence (7B173)


    OCR Scan     		CY7B173 CY7B174 50-MHz 14-ns 7B173) 7BX74) 7B173--18YMB 7B173--21JC 7B173-- 173-21Y 7b174 PDF

    7H17

    Abstract: No abstract text available
    Text: AD VAN C ED IN FO R M A TIO N CYPRESS SEMICONDUCTOR 32,768 x 9 Synchronous Cache R/W RAM Features • Asynchronous output enable • 32K by 9 common I/O • 44-pin PLCC and LCC • BiCMOS for optimum speed/power Functional Description • 14-ns access delay clock to output


    OCR Scan     		CY7B173 CY7B174 14-ns 7B173) 7BL74) 44-pin processor7B174 7B173-14JC 7B173-14LC 7B173-18JC 7H17 PDF

    EQUIVALENT cd 1031 cs

    Abstract: 7C1031
    Text: CY7C1031 CY7C1032 PRELIM INARY 64K x 18 Synchronous Cache RAM • Direct interface with the processor and external cache controller • Asynchronous output enable • VOs capable of 33V operation • JEDEC-standard pinout • 52-pin PLCC and PQFP packaging


    OCR Scan     		CY7C1031 CY7C1032 66-MHz 7C1031) 7C1032) 52-pin EQUIVALENT cd 1031 cs 7C1031 PDF

    Untitled

    Abstract: No abstract text available
    Text: CY7B173 CY7B174 CYPRESS = SEMICONDUCTOR • Supports 50-MHz cache systems • Asynchronous output enable • 32K by 9 common I/O Functional Description • BiCMOS for optimum speed/power 14-ns access delay clock to output • Two-bit wraparound counter support­


    OCR Scan     		CY7B173 CY7B174 50-MHz 14-ns 7B173) 7B174) 44-Square 174--14JC 174--18LC PDF

    Untitled

    Abstract: No abstract text available
    Text: CY7C1331 CY7C1332 ADVANCED INFORMATION 64K x 18 Synchronous Cache 3.3 V RAM Direct interface with the processor and external cache controller Asynchronous output enable JEDEC-standard pinout 52-pin PLCC and PQFP packaging Features • Supports 66-MHz Pentium proces­


    OCR Scan     		CY7C1331 CY7C1332 66-MHz 7C1331) 7C1332) 52-pin PDF

    EQUIVALENT cd 1031 cs

    Abstract: WC18 dpi 510 7C103 10318
    Text: 7b198/9:12/6/90 Revision: Monday, January 18,1993 CYPRESS • E5flSbb2 S E MI C O N D U C T O R S7E OOOÔTDâ CY7C1031 CY7C1032 D PRELIMINARY CYPRESS SEMICONDUCTOR Features 64K x 18 Synchronous Cache RAM • Direct interface with the processor and external cache controller


    OCR Scan     		7b198/9 CY7C1031 CY7C1032 66-MHz 10-ns 85-pF 7C1031) 7C1032) EQUIVALENT cd 1031 cs WC18 dpi 510 7C103 10318 PDF

    Untitled

    Abstract: No abstract text available
    Text: Revision: Monday, January 18, 1993 2 5 0 ^ 2 CYPRESS SEMI CONDUCTOR oooinzi 57E Features •• 64K x 18 Synchronous Cache 3.3V RAM • Synchronous self-timed write • Direct interface with the processor and external cache controller • Asynchronous output enable


    OCR Scan     		CY7C1331 CY7C1332 50-MHz 14-ns 85-pF 7C1331) 7C1332) 52-pin PDF

    Untitled

    Abstract: No abstract text available
    Text: CY7C1331 CY7C1332 ADVANCED INFORMATION CYPRESS SEMICONDUCTOR Features • Direct interface with the processor and external cache controller • Supports 50-M Hz Pentium processor cache systems with zero wait states • Asynchronous output enable T h e CY7C1331 is designed fo r Intel Pen­


    OCR Scan     		CY7C1331 CY7C1332 CY7C1331 CY7C1332 52-Lead PDF