Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    8 BIT MULTIPLIER WITH SHIFT REGISTER Search Results

    8 BIT MULTIPLIER WITH SHIFT REGISTER Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    TMPM4GQF15FG Toshiba Electronic Devices & Storage Corporation Arm Cortex-M4 processor with FPU Core Based Microcontroller/32bit/P-LQFP144-2020-0.50-002 Visit Toshiba Electronic Devices & Storage Corporation
    TMPM4GRF20FG Toshiba Electronic Devices & Storage Corporation Arm Cortex-M4 processor with FPU Core Based Microcontroller/32bit/P-LQFP176-2020-0.40-002 Visit Toshiba Electronic Devices & Storage Corporation
    TMPM4KMFWAFG Toshiba Electronic Devices & Storage Corporation Arm Cortex-M4 processor with FPU Core Based Microcontroller/32bit/P-LQFP80-1212-0.50-003 Visit Toshiba Electronic Devices & Storage Corporation
    TMPM4MMFWAFG Toshiba Electronic Devices & Storage Corporation Arm Cortex-M4 processor with FPU Core Based Microcontroller/32bit/P-LQFP80-1212-0.50-003 Visit Toshiba Electronic Devices & Storage Corporation
    TMPM4NQF10FG Toshiba Electronic Devices & Storage Corporation Arm Cortex-M4 processor with FPU Core Based Microcontroller/32bit/P-LQFP144-2020-0.50-002 Visit Toshiba Electronic Devices & Storage Corporation

    8 BIT MULTIPLIER WITH SHIFT REGISTER Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    BCD Rate Multiplier

    Abstract: 001C
    Text: APPLICATION NOTE H8/300L Super Low Power Series Multiplication of 4-Digit BCD Numbers MULD Introduction The software MULD multiplies a 4-digit binary-coded decimal (BCD) number by another 4- digit BCD number and places the result (an 8-digit BCD number) in general-purpose registers.


    Original     		PDF H8/300L H8/38024 REJ06B0161-0200/Rev BCD Rate Multiplier 001C

    8 BIT ALU

    Abstract: 4 bit right left shift register ics 8 bit full adder 32-bit adder 8 bit adder 8 bit carry select adder
    Text: B Compute Operations B.2.3 Shifter Operations Shifter operations are described in this section. Table B.6 summarizes the syntax and opcodes for the shifter operations. The succeeding pages provide detailed descriptions of each operation. The shifter operates on the register file’s 32-bit fixed-point fields bits 398 . Two-input shifter operations can take their y-input from the register


    Original     		PDF 32-bit R11-R8 F11-F8) R15-R12 F15-F12) 8 BIT ALU 4 bit right left shift register ics 8 bit full adder 32-bit adder 8 bit adder 8 bit carry select adder

    001C

    Abstract: BCD Multiplier
    Text: APPLICATION NOTE H8/300H Tiny Series Four-Digit BCD Multiplication MULD Introduction Multiplies two four-digit BCD (binary-coded-decimal) numbers and places the result (eight-digit BCD) in general registers. Target Device H8/300H Tiny Series Contents 1.


    Original     		PDF H8/300H REJ06B0072-0200/Rev 001C BCD Multiplier

    6DF6

    Abstract: sp 4706
    Text: APPLICATION NOTE H8/300H Tiny Series Multiplication of Single-Precision Floating-Point Numbers FMUL Introduction Multiplies single-precision floating-point numbers set in general registers and stores the result in general registers. Target Device H8/300H Tiny Series


    Original     		PDF H8/300H REJ06B0029-0300/Rev 6DF6 sp 4706

    F618

    Abstract: C0148 c006a
    Text: APPLICATION NOTE H8/300L Super Low Power Series Multiplication of Single-Precision Floating-Point Numbers FMUL Introduction The software FMUL performs multiplication of single-precision floating-point numbers, which are placed in generalpurpose registers, and places the result of multiplication in the general purpose registers.


    Original     		PDF H8/300L H8/38024 REJ06B0170-0200/Rev F618 C0148 c006a

    AVR200

    Abstract: avr200b div16u MPY16U 0936a
    Text: AVR200: Multiply and Divide Routines Features Introduction • • • • • This application note lists subroutines for multiplication and division of 8 and 16-bit signed and unsigned numbers. A listing of all implementations with key performance specifications is given in Table 1.


    Original     		PDF AVR200: 16-bit 16-bit dres16s" drem16s" div16s" drem16sL" drem16sH dd16sL" dres16sL" AVR200 avr200b div16u MPY16U 0936a

    MPY16S

    Abstract: AVR200 avr200b avr200.asm 0936B MPY16U DIV16S
    Text: AVR200: Multiply and Divide Routines Features Introduction • • • • • This application note lists subroutines for multiplication and division of 8 and 16-bit signed and unsigned numbers. A listing of all implementations with key performance specifications is given in Table 1.


    Original     		PDF AVR200: 16-bit 16-bit dres16s" drem16s" div16s" drem16sL" drem16sH dd16sL" dres16sL" MPY16S AVR200 avr200b avr200.asm 0936B MPY16U DIV16S

    sj 2258

    Abstract: S107 "Overflow detection"
    Text: SN54AS887, SN74AS887 8-BIT PROCESSORS FEBRUARY 1986 • STL-AS Technology o Three-Operand, 16-Word Register File • Parallel 8-Bit ALU with Expansion Inputs and Outputs o Full Carry Look Ahead Support o • 13 Arithmetic and Logic Functions Sign; Carry Out, Overflow, and Zero-Detect


    Original     		PDF SN54AS887, SN74AS887 16-Word sj 2258 S107 "Overflow detection"

    AVR200: Multiply and Divide Routines

    Abstract: AVR200 avr200b MPY16U m16u2 div16u m16s1 MC8U
    Text: AVR200: Multiply and Divide Routines Features • • • • • • • 8-bit Microcontrollers 8 and 16-bit Implementations Signed & Unsigned Routines Speed & Code Size Optimized Routines Runable Example Programs Speed is Comparable with HW Multiplicators/Dividers


    Original     		PDF AVR200: 16-bit 16-bit 0936D-AVR-09/09 AVR200: Multiply and Divide Routines AVR200 avr200b MPY16U m16u2 div16u m16s1 MC8U

    AVR200

    Abstract: booth multiplier avr200b 0936-C MPY16U avr200.asm div16u
    Text: AVR200: Multiply and Divide Routines Features • • • • • • • 8-bit Microcontrollers 8 and 16-bit Implementations Signed & Unsigned Routines Speed & Code Size Optimized Routines Runable Example Programs Speed is Comparable with HW Multiplicators/Dividers


    Original     		PDF AVR200: 16-bit 16-bit 0936C-AVR-05/06 AVR200 booth multiplier avr200b 0936-C MPY16U avr200.asm div16u

    DV3216

    Abstract: MP168 AN-596 binary bcd conversion C1995 COP800 696 BCD counter FDV88 ab1ld DIV328
    Text: OVERVIEW This application note discusses the various arithmetic operations for National Semiconductor’s COP800 family of 8-bit microcontrollers These arithmetic operations include both binary and BCD Binary Coded Decimal operation The four basic arithmetic operations (add subtract multiply divide)


    Original     		PDF COP800 20-3A DV3216 MP168 AN-596 binary bcd conversion C1995 696 BCD counter FDV88 ab1ld DIV328

    001C

    Abstract: F604
    Text: APPLICATION NOTE H8/300L Series Multiplication of 4-Digit BCD Numbers MULD Introduction 1. The software MULD multiplies a 4-digit binary-coded decimal (BCD) number by another 4- digit BCD number and places the result (an 8-digit BCD number) in general-purpose registers.


    Original     		PDF H8/300L REJ06B0161-0100Z/Rev 001C F604

    MSP430

    Abstract: 000000000H fractional number in MSP430
    Text: MSP430 Family Integer Calculation Topics 4 Integer Calculation Subroutines 4-3 4.1 Unsigned Multiplication 16 x 16 bits 4-4 4.2 Signed Multiplication 16 x 16 bits 4-5 4.3 Unsigned Multiplication 8 x 8 bits 4-6 4.4 Signed Multiplication 8 x 8 bits 4-7 4.5 Unsigned Division 32/16 bits


    Original     		PDF MSP430 MMM000 01234H 00678H 4-11Error! 000000000H fractional number in MSP430

    AN1219

    Abstract: HCS08 M68HC08 RS08 AN3348
    Text: Freescale Semiconductor Application Note Document Number: AN3348 Rev. 0, 11/2006 Integer Math Routines for RS08 by: Murray Stewart Applications Engineer East Kilbride, Scotland 1 Introduction This application note is based on AN1219: M68HC08 Integer Math Routines and is re-targeted for the RS08


    Original     		PDF AN3348 AN1219: M68HC08 HCS08 AN1219 M68HC08 RS08 AN3348

    half subtractor

    Abstract: datasheet for full adder and half adder EP1S60 full subtractor implementation using multiplexer DSP/AD7399-10-bit 8 bit adder and subtractor
    Text: 18. DSP Blocks in Stratix & Stratix GX Devices S52006-2.2 Introduction Traditionally, designers had to make a trade-off between the flexibility of off-the-shelf digital signal processors and the performance of custombuilt devices. Altera Stratix® and Stratix GX devices eliminate the need


    Original     		PDF S52006-2 half subtractor datasheet for full adder and half adder EP1S60 full subtractor implementation using multiplexer DSP/AD7399-10-bit 8 bit adder and subtractor

    half subtractor

    Abstract: 2-bit half adder 5 bit multiplier using adders datasheet for full adder and half adder 8 bit adder and subtractor data sheet full adder EP1S60 full subtractor implementation using multiplexer DSP/AD7399-10-bit
    Text: 6. DSP Blocks in Stratix & Stratix GX Devices S52006-2.2 Introduction Traditionally, designers had to make a trade-off between the flexibility of off-the-shelf digital signal processors and the performance of custombuilt devices. Altera Stratix® and Stratix GX devices eliminate the need


    Original     		PDF S52006-2 half subtractor 2-bit half adder 5 bit multiplier using adders datasheet for full adder and half adder 8 bit adder and subtractor data sheet full adder EP1S60 full subtractor implementation using multiplexer DSP/AD7399-10-bit

    logic diagram to setup adder and subtractor

    Abstract: CLK12 1818D
    Text: 4. Stratix GX Architecture SGX51004-1.0 Logic Array Blocks Each LAB consists of 10 LEs, LE carry chains, LAB control signals, local interconnect, LUT chain, and register chain connection lines. The local interconnect transfers signals between LEs in the same LAB. LUT chain


    Original     		PDF SGX51004-1 logic diagram to setup adder and subtractor CLK12 1818D

    DOUBLE FET

    Abstract: BB304 SDA2120 am receiver using transistor an 34002 transistor 2120 N2163 34002 PC LW khz receiver
    Text: A 120 MHz PLL for AM/FM Receivers SDA2120 DIP 22 The SDA 2120 contains the complete digital section reference oscillator, 20-bit shift register with memory, programmable divider, band select outputs as well as a phase detector, two charge pumps, one current multiplier, and two amplifiers for tuning an AM/FM receiver


    OCR Scan     		PDF SDA2120 20-bit DOUBLE FET BB304 SDA2120 am receiver using transistor an 34002 transistor 2120 N2163 34002 PC LW khz receiver

    sda2120

    Abstract: fm operational amplifier
    Text: 120 MHz PLL for AM/FM Receivers o 'l A SDA2120 DIP 22 The SDA 2120 contains the complete digital section reference oscillator, 20-bit shift register with memory, programmable divider, band select outputs as well as a phase detector, two charge pumps, one current multiplier, and two amplifiers for tuning an AM/FM receiver


    OCR Scan     		PDF SDA2120 20-bit sda2120 fm operational amplifier

    AS888

    Abstract: No abstract text available
    Text: SN74AS8832 32-Bit Registered ALU • Com patible with 'AS888 architecture and instruction set • 3-port I/O architecture • Sim ultaneous A L U and register operations • 64-word by 36-bit register file • Bit, byte, 16-bit and 32-bit operations • Configurable as quad 8-bit or dual 16-bit single instruction, multiple data machine


    OCR Scan     		PDF SN74AS8832 32-Bit AS888 64-word 36-bit 16-bit DA/B31-D IESI03-IESIOO

    CAS113

    Abstract: GAS113
    Text: LF4S90S LF4S3GG Two Dimensional Convolver □ 40 MHz Data and Computation Rate □ Nine Multiplier Array with 8-bit Data and 8-bit Coefficient Inputs □ Separate Cascade Input and O utput Ports □ On-board Programmable Row Buffers □ Two Coefficient Mask Registers


    OCR Scan     		PDF LF4S90S HSP48908 MIL-STD-883, 84-pin 100-pin LF48908 CAS114 CAS110 CAS112 CAS113 GAS113

    TC350I

    Abstract: binary to hex led display decoder Hex to 7 Segment converter 4-DIGIT counter with 7-SEGMENT DISPLAY tc5000 TC4516 TC35072 TC5032P TC4039 4 digit LCD bcd COUNTER
    Text: TC4000 Series FUNCTION PRODUCT NAME PAGE DUAL 3 INPUT NOR GATE PLUS INVERTER 75 TC4001BP/BF/BFN QUAD 2 INPUT NOR GATE 80 TC4001UBP QUAD 2 INPUT NOR GATE 83 TC4002BP/BF DUAL 4 INPUT NOR GATE 80 TC4006BP 18-STAGE STATIC SHIFT REGISTER 86 TC4007UBP/UBF DUAL COMPLEMENTARY PAIR+INVERTER


    OCR Scan     		PDF TC4000 TC4000BP TC4001BP/BF/BFN TC4001UBP TC4002BP/BF TC4006BP TC4007UBP/UBF TC4008BP TC4009UBP TC4010BP TC350I binary to hex led display decoder Hex to 7 Segment converter 4-DIGIT counter with 7-SEGMENT DISPLAY tc5000 TC4516 TC35072 TC5032P TC4039 4 digit LCD bcd COUNTER

    Untitled

    Abstract: No abstract text available
    Text: ÏÏTELEDYNE COMPONENTS TC520 16-BIT SERIAL INTERFACE CONTROLLER FOR TC500 AND TC500A FEATURES • ■ ■ ■ ■ ■ ■ ■ ■ ■ ■ phases. An 18-bit shift register holds the 16-bit conversion data plus the sign bit and overrange bit until it is read or until the


    OCR Scan     		PDF TC520 16-BIT TC500 TC500A 18-bit TC520 TC500/A

    Untitled

    Abstract: No abstract text available
    Text: 2 HARRIS Ja n u a ry 1991 Features • Single Chip 3x3 Kernel Convolution • Programmable O n-chip Row Buffers • DC to 32 MHz Clock Rate • Cascadable for Larger Kernels and Images • O n-Chip 8-B it ALU • Dual Coefficient Mask Registers, Switchable in a


    OCR Scan     		PDF HSP48 HSP48908 32MHz 20MHz