78 ball fbga
Abstract: 78-Ball
Text: Package Drawing 78-ball FBGA Solder ball: Lead free Sn-Ag-Cu Unit: mm 8.6 ± 0.1 0.2 S B 13.0 ± 0.1 INDEX MARK 0.2 S A 0.2 S 1.20 max. S 0.35 ± 0.05 0.1 S 9.6 A INDEX MARK φ0.12 M S A B 78-φ0.45 ± 0.05 0.8 B 1.6 0.8 6.4 ECA-TS2-0210-01
|
Original
|
78-ball
ECA-TS2-0210-01
78 ball fbga
|
PDF
|
EDJ1108BABG
Abstract: No abstract text available
Text: EDJ1108BABG, EDJ1116BABG Package Drawing 78-ball FBGA Unit: mm 8.6 ± 0.1 0.2 S B 13.0 ± 0.1 INDEX MARK 0.2 S A 0.2 S 1.20 max. S 0.35 ± 0.05 0.1 S φ0.15 M S A B 78-φ0.45 ± 0.05 0.8 B 9.6 A 1.6 0.8 6.4 INDEX MARK ECA-TS2-0242-01 Preliminary Data Sheet E1248E10 Ver. 1.0
|
Original
|
EDJ1108BABG,
EDJ1116BABG
78-ball
ECA-TS2-0242-01
E1248E10
EDJ1108BABG
|
PDF
|
EDJ1108
Abstract: EDJ1108BBSE EDJ1116BBSE 78 ball fbga 78045 EDJ1104BBSE 78ball
Text: EDJ1104BBSE, EDJ1108BBSE, EDJ1116BBSE Package Drawing 78-ball FBGA Unit: mm 8.0 ± 0.1 0.2 S B 11.5 ± 0.1 INDEX MARK 0.2 S A 0.2 S 1.17 max. S 0.32 ± 0.05 0.1 S 78-φ0.45 ± 0.05 φ0.12 M S A B 0.8 B 9.6 A INDEX MARK 1.6 6.4 0.8 ECA-TS2-0276-01 Data Sheet E1375E50 Ver. 5.0
|
Original
|
EDJ1104BBSE,
EDJ1108BBSE,
EDJ1116BBSE
78-ball
ECA-TS2-0276-01
E1375E50
EDJ1108
EDJ1108BBSE
EDJ1116BBSE
78 ball fbga
78045
EDJ1104BBSE
78ball
|
PDF
|
Untitled
Abstract: No abstract text available
Text: AS4C256M8D3 Revision History AS4C256M8D3 - 78-ball FBGA PACKAGE Revision Rev 1.0 Rev 2.0 Details Preliminary datasheet Amended temperature range to Table 2. Ordering Information - page 1 - Commercial Extended (0 ~ 95°C)- Industrial (-40 ~ 95°C) Date February 2014
|
Original
|
AS4C256M8D3
AS4C256M8D3
78-ball
|
PDF
|
AS4C512M8D3
Abstract: No abstract text available
Text: AS4C512M8D3 Revision History AS4C512M8D3 - 78-ball FBGA PACKAGE Revision Rev 1.0 Rev 2.0 Rev 3.0 Details Preliminary datasheet Amended temperature range to Table 2. Ordering information – page 1 - Commercial Extended (0 ~ 95°C) - Industrial (-40 ~ 95°C)
|
Original
|
AS4C512M8D3
AS4C512M8D3
78-ball
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 4Gb DDR3L - AS4C512M8D3L Revision History AS4C512M8D3L - 78-ball FBGA PACKAGE Revision Rev 1.0 Rev 2.0 Details Preliminary datasheet Added "Backward compatible to VDD & VDDQ = 1.5V +/0.075V" - page 2 Updated Table 12. Recommended DC Operating Conditions – page 21
|
Original
|
AS4C512M8D3L
AS4C512M8D3L
78-ball
|
PDF
|
Untitled
Abstract: No abstract text available
Text: AS4C512M8D3 Revision History AS4C512M8D3 - 78-ball FBGA PACKAGE Revision Rev 1.0 Rev 2.0 Details Preliminary datasheet Amended temperature range to Table 2. Ordering Information - page 1 - Commercial Extended (0 ~ 95°C) - Industrial (-40 ~ 95°C) Date February 2014
|
Original
|
AS4C512M8D3
AS4C512M8D3
78-ball
|
PDF
|
AS4C256M8D3
Abstract: No abstract text available
Text: AS4C256M8D3 Revision History AS4C256M8D3 - 78-ball FBGA PACKAGE Revision Rev 1.0 Rev 2.0 Rev 3.0 Details Preliminary datasheet Amended temperature range to Table 2. Ordering information – page 1 - Commercial Extended (0 ~ 95°C) - Industrial (-40 ~ 95°C)
|
Original
|
AS4C256M8D3
AS4C256M8D3
78-ball
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 1Gb DDR3L – AS4C128M8D3L Revision History AS4C128M8D3L - 78-ball FBGA PACKAGE Revision Rev 1.0 Rev 2.0 Details Preliminary datasheet Added "Backward compatible to VDD & VDDQ = 1.5V +/0.075V" - page 2 Updated Table 12. Recommended DC Operating Conditions – page 21
|
Original
|
AS4C128M8D3L
AS4C128M8D3L
78-ball
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 2Gb DDR3L – AS4C256M8D3L Revision History AS4C256M8D3L - 78-ball FBGA PACKAGE Revision Rev 1.0 Rev 2.0 Details Preliminary datasheet Updated Table 12. Recommended DC Operating Conditions – page 21 Added CL=5 & CL=6 to Table 18 – page 26 Confidential
|
Original
|
AS4C256M8D3L
AS4C256M8D3L
78-ball
|
PDF
|
EDJ1108DJBG-DJ-F
Abstract: No abstract text available
Text: DATA SHEET 1G bits DDR3 SDRAM EDJ1108DJBG 128M words x 8 bits EDJ1116DJBG (64M words × 16 bits) • Density: 1G bits • Organization 16M words × 8 bits × 8 banks (EDJ1108DJBG) 8M words × 16 bits × 8 banks (EDJ1116DJBG) • Package 78-ball FBGA (EDJ1108DJBG)
|
Original
|
EDJ1108DJBG
EDJ1116DJBG
EDJ1108DJBG)
EDJ1116DJBG)
78-ball
96-ball
1600Mbps/1333Mbps
EDJ1108DJBG-DJ-F
|
PDF
|
A1A4M
Abstract: ELPIDA DDR3 User
Text: DATA SHEET 1G bits DDR3 SDRAM EDJ1108BABG 128M words x 8 bits EDJ1116BABG (64M words × 16 bits) Features • Density: 1G bits Organization 16M words × 8 bits × 8 banks (EDJ1108BABG) 8M words × 16 bits × 8 banks (EDJ1116BABG) • Package 78-ball FBGA (EDJ1108BABG)
|
Original
|
EDJ1108BABG
EDJ1116BABG
EDJ1108BABG)
EDJ1116BABG)
78-ball
96-ball
1600Mbps/1333Mbps/1066Mbps/800Mbps
A1A4M
ELPIDA DDR3 User
|
PDF
|
E1544E30
Abstract: ELPIDA DDR3 User
Text: DATA SHEET 1G bits DDR3 SDRAM EDJ1108BDBG 128M words x 8 bits Specifications Features • Density: 1G bits • Organization 16M words × 8 bits × 8 banks • Package 78-ball FBGA Lead-free (RoHS compliant) and Halogen-free • Power supply: VDD, VDDQ = 1.5V ± 0.075V
|
Original
|
EDJ1108BDBG
78-ball
1600Mbps/1333Mbps/1066Mbps
M01E0706
E1544E30
E1544E30
ELPIDA DDR3 User
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 240PIN DDR3 1333 Unbuffered DIMM JM1333KLN-4G 4GB With 256Mx8 CL9 Description Placement The JM1333KLN-4G is a 512M x 64bits DDR3-1333 Unbuffered DIMM. The JM1333KLN-4G consists of 16pcs 256Mx8 bits DDR3 SDRAMs in 78 ball FBGA packages and a 2048 bits serial EEPROM on a 240-pin printed
|
Original
|
240PIN
JM1333KLN-4G
256Mx8
JM1333KLN-4G
64bits
DDR3-1333
16pcs
240-pin
|
PDF
|
|
MICRON fBGA package code
Abstract: MT41K256M4
Text: Preview‡ 1Gb: x4, x8 DDR3 SDRAM Features 1.35V DDR3 SDRAM MT41K256M4 – 32 Meg x 4 x 8 Banks MT41K128M8 – 16 Meg x 8 x 8 Banks Features Options • • • • • • • • Configuration – 256 Meg x 4 – 128 Meg x 8 • FBGA package Pb-free – 78-ball FBGA (x4, x8)
|
Original
|
MT41K256M4
MT41K128M8
09005aef833b7221/Source:
09005aef833b737b
MICRON fBGA package code
MT41K256M4
|
PDF
|
Untitled
Abstract: No abstract text available
Text: PRN256M8V69AG8GKF-15E DDR3 SDRAM PRN256M8V69AG8GKF-15E PRN256M8 – 32 Meg x 8 x 8 Banks Options Marking Configuration -256MX8 256M8 Product Code -DDR3 Density 2Gb Vx 8x Voltage/ Refresh 1.5V/8K Refresh FBGA Package PB-free x8 78/117B 9x11.5MM FBGA Package (Leaded)
|
Original
|
PRN256M8V69AG8GKF-15E
PRN256M8
-256MX8
256M8
78/117B
667MHz
PRN256M8V69AG8GKF-15E
|
PDF
|
PC3-10600R-09-10-E1-P1
Abstract: PC3-10600R-09-10-E1-D2 M393B5170EH1-CH9 10600R M393B5170EH1 samsung DDR3 SDRAM 2GB raw card DDR3 PC3 10600R PC3-10600R-09-10-E1 DDR3 VLP Unbuffered DIMM
Text: May. 2010 DDR3 SDRAM Memory Product Guide SAMSUNG ELECTRONICS RESERVES THE RIGHT TO CHANGE PRODUCTS, INFORMATION AND SPECIFICATIONS WITHOUT NOTICE. Products and specifications discussed herein are for reference purposes only. All information discussed herein is provided on an "AS IS" basis, without warranties of any kind.
|
Original
|
|
PDF
|
K4B4G0846D
Abstract: PC3-10600R-09-10-E1-D2 PC3-10600R-09-10-E1-P1 M393B1K70DH0 M471B5273DH0 k4b4g0446d M393B5270DH0 M471B5773DH0 M393B5273DH0-YH9 M393B5273DH0
Text: Jul. 2010 DDR3 SDRAM Memory Product Guide SAMSUNG ELECTRONICS RESERVES THE RIGHT TO CHANGE PRODUCTS, INFORMATION AND SPECIFICATIONS WITHOUT NOTICE. Products and specifications discussed herein are for reference purposes only. All information discussed herein is provided on an "AS IS" basis, without warranties of any kind.
|
Original
|
|
PDF
|
MT41K256M32
Abstract: FBGA DDR3 x32 MT41K256M3 MT41K256M16
Text: Preliminary‡ 8Gb: x32 TwinDie DDR3L SDRAM Description TwinDie 1.35V DDR3L SDRAM MT41K256M32 – 32 Meg x 32 x 8 Banks Description Options Marking • Configuration – 32 Meg x 32 x 8 banks • FBGA package Pb-free – 136-ball FBGA (11mm x 14mm x 1.2mm) Rev. D
|
Original
|
MT41K256M32
MT41K256M16
MT41K256M32.
136-ball
DDR3L-1600)
DDR3L-1333)
DDR3L-1066)
SAC305
09005aef84ad0652
MT41K256M32
FBGA DDR3 x32
MT41K256M3
|
PDF
|
FBGA DDR3 x32
Abstract: MT41K256M32 MT41K256M16 MT41K256M3 MICRON fBGA package code
Text: Preliminary‡ 8Gb: x32 TwinDie DDR3L SDRAM Description TwinDie 1.35V DDR3L SDRAM MT41K256M32 – 32 Meg x 32 x 8 Banks Description Options Marking • Configuration – 32 Meg x 32 x 8 banks • FBGA package Pb-free – 136-ball FBGA (11mm x 14mm x 1.2mm) Rev. D
|
Original
|
MT41K256M32
MT41K256M16
MT41K256M32.
136-ball
DDR3L-1600)
DDR3L-1333)
DDR3L-1066)
SAC305
09005aef84ad0652
FBGA DDR3 x32
MT41K256M32
MT41K256M3
MICRON fBGA package code
|
PDF
|
MT41K256M32
Abstract: MT41K256M3 8Gb DDR3 SDRAM twindie MT41K256M16
Text: 8Gb: x32 TwinDie DDR3L SDRAM Description TwinDie 1.35V DDR3L SDRAM MT41K256M32 – 32 Meg x 32 x 8 Banks Description Options Marking • Configuration – 32 Meg x 32 x 8 banks • FBGA package Pb-free – 136-ball FBGA (11mm x 14mm x 1.2mm) Rev. D – 136-ball FBGA
|
Original
|
MT41K256M32
MT41K256M16
MT41K256M32.
136-ball
DDR3L-1600)
DDR3L-1333)
DDR3L-1066)
09005aef84ad0652
MT41K256M32
MT41K256M3
8Gb DDR3 SDRAM twindie
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CY7C1461AV33 CY7C1463AV33 CY7C1465AV33 PRELIMINARY 36-Mbit 1M x 36/2 M x 18/512K x 72 Flow-Through SRAM with NoBL Architecture Features • JTAG boundary scan for BGA and fBGA packages • No Bus Latency™ (NoBL™) architecture eliminates dead cycles between write and read cycles.
|
Original
|
CY7C1461AV33
CY7C1463AV33
CY7C1465AV33
36-Mbit
18/512K
133-MHz
100-MHz
|
PDF
|
CY7C1461AV33
Abstract: CY7C1463AV33 CY7C1465AV33 K1061 u946 B897
Text: CY7C1461AV33 CY7C1463AV33 CY7C1465AV33 PRELIMINARY 36-Mbit 1M x 36/2 M x 18/512K x 72 Flow-Through SRAM with NoBL Architecture Features • JTAG boundary scan for BGA and fBGA packages • No Bus Latency™ (NoBL™) architecture eliminates dead cycles between write and read cycles.
|
Original
|
CY7C1461AV33
CY7C1463AV33
CY7C1465AV33
36-Mbit
18/512K
133-MHz
100-MHz
CY7C1461AV33
CY7C1463AV33
CY7C1465AV33
K1061
u946
B897
|
PDF
|
SPECTEK
Abstract: No abstract text available
Text: PRN256M8V69AG9GKF-15E DDR3 SDRAM PRN256M8V69AG9GKF-15E PRN256M8 – 32 Meg x 8 x 8 Banks Features • Vdd = VddQ = 1.5V +0.075V 1.5V center-terminated push / pull I/O Differential bidirectional data strobe
|
Original
|
PRN256M8V69AG9GKF-15E
PRN256M8
SPECTEK
|
PDF
|