74LVC2G74
Abstract: 74LVC2G74DC 74LVC2G74DP 74LVC2G74GT MO-187
Text: 74LVC2G74 Single D-type flip-flop with set and reset; positive edge trigger Rev. 01 — 3 November 2005 Product data sheet 1. General description The 74LVC2G74 is a high-performance, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families.
|
Original
|
PDF
|
74LVC2G74
74LVC2G74
74LVC2G74DC
74LVC2G74DP
74LVC2G74GT
MO-187
|
74LVC2G74
Abstract: 74LVC2G74DC 74LVC2G74DP 74LVC2G74GT MO-187
Text: 74LVC2G74 Single D-type flip-flop with set and reset; positive edge trigger Rev. 01 — 3 November 2005 Product data sheet 1. General description The 74LVC2G74 is a high-performance, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families.
|
Original
|
PDF
|
74LVC2G74
74LVC2G74
74LVC2G74DC
74LVC2G74DP
74LVC2G74GT
MO-187
|
Untitled
Abstract: No abstract text available
Text: 74LVC2G74 Single D-type flip-flop with set and reset; positive edge trigger Rev. 02 — 14 December 2006 Product data sheet 1. General description The 74LVC2G74 is a high-performance, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families.
|
Original
|
PDF
|
74LVC2G74
74LVC2G74
|
74LVC2G74
Abstract: 74LVC2G74DC 74LVC2G74DP 74LVC2G74GD 74LVC2G74GM 74LVC2G74GT
Text: 74LVC2G74 Single D-type flip-flop with set and reset; positive edge trigger Rev. 06 — 23 December 2009 Product data sheet 1. General description The 74LVC2G74 is a single positive-edge triggered D-type flip-flop with individual data D inputs, clock (CP) inputs, set (SD) and reset (RD) inputs, and complementary Q and Q
|
Original
|
PDF
|
74LVC2G74
74LVC2G74
74LVC2G74DC
74LVC2G74DP
74LVC2G74GD
74LVC2G74GM
74LVC2G74GT
|
Untitled
Abstract: No abstract text available
Text: 74LVC2G74 Single D-type flip-flop with set and reset; positive edge trigger Rev. 8 — 28 November 2011 Product data sheet 1. General description The 74LVC2G74 is a single positive-edge triggered D-type flip-flop with individual data D inputs, clock (CP) inputs, set (SD) and reset (RD) inputs, and complementary Q and Q
|
Original
|
PDF
|
74LVC2G74
74LVC2G74
|
Untitled
Abstract: No abstract text available
Text: 74LVC2G74 Single D-type flip-flop with set and reset; positive edge trigger Rev. 03 — 9 August 2007 Product data sheet 1. General description The 74LVC2G74 is a single positive edge triggered D-type flip-flop with individual data D inputs, clock (CP) inputs, set (SD) and reset (RD) inputs, and complementary Q and Q
|
Original
|
PDF
|
74LVC2G74
74LVC2G74
|
74LVC2G74 marking
Abstract: No abstract text available
Text: 74LVC2G74 Single D-type flip-flop with set and reset; positive edge trigger Rev. 9 — 22 May 2012 Product data sheet 1. General description The 74LVC2G74 is a single positive-edge triggered D-type flip-flop with individual data D inputs, clock (CP) inputs, set (SD) and reset (RD) inputs, and complementary Q and Q
|
Original
|
PDF
|
74LVC2G74
74LVC2G74
74LVC2G74 marking
|
Untitled
Abstract: No abstract text available
Text: 74LVC2G74 Single D-type flip-flop with set and reset; positive edge trigger Rev. 10 — 2 April 2013 Product data sheet 1. General description The 74LVC2G74 is a single positive-edge triggered D-type flip-flop with individual data D inputs, clock (CP) inputs, set (SD) and reset (RD) inputs, and complementary Q and Q
|
Original
|
PDF
|
74LVC2G74
74LVC2G74
|
Untitled
Abstract: No abstract text available
Text: 74LVC2G74-Q100 Single D-type flip-flop with set and reset; positive edge trigger Rev. 1 — 24 December 2012 Product data sheet 1. General description The 74LVC2G74-Q100 is a single positive-edge triggered D-type flip-flop. It has individual data D inputs, clock (CP) inputs, set (SD) and reset (RD) inputs, and complementary
|
Original
|
PDF
|
74LVC2G74-Q100
74LVC2G74-Q100
74LVC2G74
|
74LVC2G74
Abstract: 74LVC2G74DC 74LVC2G74DP 74LVC2G74GD 74LVC2G74GM 74LVC2G74GT 74LVC2G74 marking
Text: 74LVC2G74 Single D-type flip-flop with set and reset; positive edge trigger Rev. 7 — 11 October 2010 Product data sheet 1. General description The 74LVC2G74 is a single positive-edge triggered D-type flip-flop with individual data D inputs, clock (CP) inputs, set (SD) and reset (RD) inputs, and complementary Q and Q
|
Original
|
PDF
|
74LVC2G74
74LVC2G74
74LVC2G74DC
74LVC2G74DP
74LVC2G74GD
74LVC2G74GM
74LVC2G74GT
74LVC2G74 marking
|
74LVC2G74
Abstract: 74LVC2G74DC 74LVC2G74DP 74LVC2G74GD 74LVC2G74GM 74LVC2G74GT JESD22-A114E MO-187
Text: 74LVC2G74 Single D-type flip-flop with set and reset; positive edge trigger Rev. 05 — 30 June 2008 Product data sheet 1. General description The 74LVC2G74 is a single positive-edge triggered D-type flip-flop with individual data D inputs, clock (CP) inputs, set (SD) and reset (RD) inputs, and complementary Q and Q
|
Original
|
PDF
|
74LVC2G74
74LVC2G74
74LVC2G74DC
74LVC2G74DP
74LVC2G74GD
74LVC2G74GM
74LVC2G74GT
JESD22-A114E
MO-187
|
74LVC2G74
Abstract: 74LVC2G74DC 74LVC2G74DP 74LVC2G74GM 74LVC2G74GT MO-187
Text: 74LVC2G74 Single D-type flip-flop with set and reset; positive edge trigger Rev. 04 — 7 February 2008 Product data sheet 1. General description The 74LVC2G74 is a single positive-edge triggered D-type flip-flop with individual data D inputs, clock (CP) inputs, set (SD) and reset (RD) inputs, and complementary Q and Q
|
Original
|
PDF
|
74LVC2G74
74LVC2G74
74LVC2G74DC
74LVC2G74DP
74LVC2G74GM
74LVC2G74GT
MO-187
|
dfn8 tray
Abstract: No abstract text available
Text: Single-Chip 5V Wireless Power Transmitter IC for TX-A5 and A11 Product Datasheet IDTP9035A Features Description 5W Solution for Wireless Power Consortium WPC -compliant power transmitter design A5/A11 Conforms to WPC specification version 1.1 specifications
|
Original
|
PDF
|
IDTP9035A
A5/A11
dfn8 tray
|
IDTP9036A
Abstract: OM350
Text: 12V Wireless Power Transmitter IC for TX-A6 Product Datasheet IDTP9036A Features Description 5W Solution for Wireless Power Consortium WPC -Compliant Power Transmitter Design TX-A6 Conforms to WPC Specification Version 1.1 Specifications Reduced EMI To Meet Requirements of WPC
|
Original
|
PDF
|
IDTP9036A
IDTP9036A
OM350
|