74LVC1G74DP V74
Abstract: 74LVC1G74 74LVC1G74DC 74LVC1G74DP 74LVC1G74GD 74LVC1G74GM 74LVC1G74GT JESD22-A114E MO-187
Text: 74LVC1G74 Single D-type flip-flop with set and reset; positive edge trigger Rev. 07 — 26 June 2008 Product data sheet 1. General description The 74LVC1G74 is a single positive edge triggered D-type flip-flop with individual data D inputs, clock (CP) inputs, set (SD) and reset (RD) inputs, and complementary Q and Q
|
Original
|
74LVC1G74
74LVC1G74
74LVC1G74DP V74
74LVC1G74DC
74LVC1G74DP
74LVC1G74GD
74LVC1G74GM
74LVC1G74GT
JESD22-A114E
MO-187
|
PDF
|
74LVC1G74DC
Abstract: 74LVC1G74DP 74LVC1G74 74LVC1G74GM 74LVC1G74GT MO-187
Text: 74LVC1G74 Single D-type flip-flop with set and reset; positive edge trigger Rev. 06 — 19 February 2008 Product data sheet 1. General description The 74LVC1G74 is a single positive edge triggered D-type flip-flop with individual data D inputs, clock (CP) inputs, set (SD) and reset (RD) inputs, and complementary Q and Q
|
Original
|
74LVC1G74
74LVC1G74
74LVC1G74DC
74LVC1G74DP
74LVC1G74GM
74LVC1G74GT
MO-187
|
PDF
|
74LVC1G74
Abstract: 74LVC1G74DC 74LVC1G74DP 74LVC1G74GM 74LVC1G74GT MO-187
Text: 74LVC1G74 Single D-type flip-flop with set and reset; positive edge trigger Rev. 05 — 9 August 2007 Product data sheet 1. General description The 74LVC1G74 is a single positive edge triggered D-type flip-flop with individual data D inputs, clock (CP) inputs, set (SD) and (RD) inputs, and complementary Q and Q outputs.
|
Original
|
74LVC1G74
74LVC1G74
74LVC1G74DC
74LVC1G74DP
74LVC1G74GM
74LVC1G74GT
MO-187
|
PDF
|
74LVC1G74DP
Abstract: No abstract text available
Text: 74LVC1G74 Single D-type flip-flop with set and reset; positive edge trigger Rev. 04 — 7 December 2006 Product data sheet 1. General description The 74LVC1G74 is a high-performance, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families.
|
Original
|
74LVC1G74
74LVC1G74
74LVC1G74DP
|
PDF
|
74LVC1G74DP V74
Abstract: DASF00507 74LVC1G74 74LVC1G74DC 74LVC1G74DP 74LVC1G74GD 74LVC1G74GM 74LVC1G74GT 74lvc1g74gf
Text: 74LVC1G74 Single D-type flip-flop with set and reset; positive edge trigger Rev. 08 — 3 December 2009 Product data sheet 1. General description The 74LVC1G74 is a single positive edge triggered D-type flip-flop with individual data D inputs, clock (CP) inputs, set (SD) and reset (RD) inputs, and complementary Q and Q
|
Original
|
74LVC1G74
74LVC1G74
74LVC1G74DP V74
DASF00507
74LVC1G74DC
74LVC1G74DP
74LVC1G74GD
74LVC1G74GM
74LVC1G74GT
74lvc1g74gf
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 74LVC1G74 Single D-type flip-flop with set and reset; positive edge trigger Rev. 11 — 4 June 2012 Product data sheet 1. General description The 74LVC1G74 is a single positive edge triggered D-type flip-flop with individual data D inputs, clock (CP) inputs, set (SD) and reset (RD) inputs, and complementary Q and Q
|
Original
|
74LVC1G74
74LVC1G74
|
PDF
|
74lvc1g74gf
Abstract: No abstract text available
Text: 74LVC1G74 Single D-type flip-flop with set and reset; positive edge trigger Rev. 10 — 2 December 2011 Product data sheet 1. General description The 74LVC1G74 is a single positive edge triggered D-type flip-flop with individual data D inputs, clock (CP) inputs, set (SD) and reset (RD) inputs, and complementary Q and Q
|
Original
|
74LVC1G74
74LVC1G74
74lvc1g74gf
|
PDF
|
74LVC1G74DC
Abstract: 74LVC1G74 74LVC1G74DP 74LVC1G74GD 74LVC1G74GM 74LVC1G74GT
Text: 74LVC1G74 Single D-type flip-flop with set and reset; positive edge trigger Rev. 9 — 5 August 2010 Product data sheet 1. General description The 74LVC1G74 is a single positive edge triggered D-type flip-flop with individual data D inputs, clock (CP) inputs, set (SD) and reset (RD) inputs, and complementary Q and Q
|
Original
|
74LVC1G74
74LVC1G74
74LVC1G74DC
74LVC1G74DP
74LVC1G74GD
74LVC1G74GM
74LVC1G74GT
|
PDF
|
74LVC1G74
Abstract: 74lvc1g74GF
Text: 74LVC1G74 Single D-type flip-flop with set and reset; positive edge trigger Rev. 12 — 2 April 2013 Product data sheet 1. General description The 74LVC1G74 is a single positive edge triggered D-type flip-flop with individual data D inputs, clock (CP) inputs, set (SD) and reset (RD) inputs, and complementary Q and Q
|
Original
|
74LVC1G74
74LVC1G74
74lvc1g74GF
|
PDF
|
8-VSSOP
Abstract: 74LVC1G74 74LVC1G74DC 74LVC1G74DP 74LVC1G74GT
Text: INTEGRATED CIRCUITS DATA SHEET 74LVC1G74 Single D-type flip-flop with set and reset; positive edge trigger Product specification Supersedes data of 2004 Sep 09 2005 Feb 01 Philips Semiconductors Product specification Single D-type flip-flop with set and reset; positive edge trigger
|
Original
|
74LVC1G74
74LVC1G74
SCA76
R20/03/pp19
8-VSSOP
74LVC1G74DC
74LVC1G74DP
74LVC1G74GT
|
PDF
|
marking V74
Abstract: No abstract text available
Text: INTEGRATED CIRCUITS DATA SHEET 74LVC1G74 Single D-type flip-flop with set and reset; positive edge trigger Product specification 2004 Feb 02 Philips Semiconductors Product specification Single D-type flip-flop with set and reset; positive edge trigger 74LVC1G74
|
Original
|
74LVC1G74
JESD8B/JESD36
EIA/JESD22-A114-A
EIA/JESD22-A115-A
SCA76
R20/01/pp17
marking V74
|
PDF
|