Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    74LS195 PIN DIAGRAM Search Results

    74LS195 PIN DIAGRAM Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    CS-DSDMDB09MF-010 Amphenol Cables on Demand Amphenol CS-DSDMDB09MF-010 9-Pin (DB9) Deluxe D-Sub Cable - Copper Shielded - Male / Female 10ft Datasheet
    CS-DSDMDB15MF-002.5 Amphenol Cables on Demand Amphenol CS-DSDMDB15MF-002.5 15-Pin (DB15) Deluxe D-Sub Cable - Copper Shielded - Male / Female 2.5ft Datasheet
    CS-DSDMDB15MM-025 Amphenol Cables on Demand Amphenol CS-DSDMDB15MM-025 15-Pin (DB15) Deluxe D-Sub Cable - Copper Shielded - Male / Male 25ft Datasheet
    CS-DSDMDB25MM-010 Amphenol Cables on Demand Amphenol CS-DSDMDB25MM-010 25-Pin (DB25) Deluxe D-Sub Cable - Copper Shielded - Male / Male 10ft Datasheet
    CS-DSDMDB37MM-002.5 Amphenol Cables on Demand Amphenol CS-DSDMDB37MM-002.5 37-Pin (DB37) Deluxe D-Sub Cable - Copper Shielded - Male / Male 2.5ft Datasheet

    74LS195 PIN DIAGRAM Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    TTL 74150

    Abstract: 74151 TTL 7452 74151 PIN DIAGRAM 74195 logic diagram 74LS95 74LS152 74155 PIN DIAGRAM 74155 93H00
    Text: FAIRCHILD LOGIC/CONNECTION DIAGRAMS DIGITAL -T T L D163 9300, 93H00, 93L00, 93S00, 54/74195, 54LS/74LS195 0162 54/74150 V cc = Pin 16 G N D = Pin 8 V cc = Pin 24 G N D = Pin 12 D164 93H72 D166 54/7495, 54LS/74LS95, 54LS/74LS95B D165 54/7494 1 16 2 14 3 13


    OCR Scan     		93H00, 93L00, 93S00, 54LS/74LS195 93H72 54LS/74LS95, 54LS/74LS95B D131I 54S/74S139 TTL 74150 74151 TTL 7452 74151 PIN DIAGRAM 74195 logic diagram 74LS95 74LS152 74155 PIN DIAGRAM 74155 93H00 PDF

    ttl 7495

    Abstract: 74179 93H00 TTL 74150 74LS95 93H72 93L00 93S00 D163 D164
    Text: FAIRCHILD LOGIC/CONNECTION DIAGRAMS DIGITAL -T T L D163 9300, 93H00, 93L00, 93S00, 54/74195, 54LS/74LS195 0162 54/74150 V cc = Pin 16 G N D = Pin 8 V cc = Pin 24 G N D = Pin 12 D164 93H72 D166 54/7495, 54LS/74LS95, 54LS/74LS95B D165 54/7494 1 16 2 14 3 13


    OCR Scan     		93H00, 93L00, 93S00, 54LS/74LS195 93H72 54LS/74LS95, 54LS/74LS95B ttl 7495 74179 93H00 TTL 74150 74LS95 93H72 93L00 93S00 D163 D164 PDF

    ci 7495

    Abstract: 74179 7495 74LS95 pin diagram k of 03 ttl 7495 7495 PIN DIAGRAM cI 74150 74LS195 PIN DIAGRAM 7496
    Text: FAIRCHILD LOGIC/CONNECTION DIAGRAMS DIGITAL -T T L D163 9300, 93H00, 93L00, 93S00, 54/74195, 54LS/74LS195 0162 54/74150 Vcc = Pin 16 GND = Pin 8 Vcc = Pin 24 GND = Pin 12 D164 93H72 D166 54/7495, 54LS/74LS95, 54LS/74LS95B D165 54/7494 1 16 2 14 3 13 4 11 P i A P2A Pi QP2B P1CP2C Pi D P2D


    OCR Scan     		93H00, 93L00, 93S00, 54LS/74LS195 93H72 54LS/74LS95, 54LS/74LS95B 54LS/74LS195 54LS/74LS295 54S/74S194 ci 7495 74179 7495 74LS95 pin diagram k of 03 ttl 7495 7495 PIN DIAGRAM cI 74150 74LS195 PIN DIAGRAM 7496 PDF

    7494

    Abstract: 7495 shift register cI 74150 ci 7495 74195 shift register 74179 74195 ttl 7495 74195 TTL shift register D164
    Text: FAIRCHILD LOGIC/CONNECTION DIAGRAMS DIGITAL -T T L D163 9300, 93H00, 93L00, 93S00, 54/74195, 54LS/74LS195 0162 54/74150 Vcc = Pin 16 GND = Pin 8 Vcc = Pin 24 GND = Pin 12 D164 93H72 D166 54/7495, 54LS/74LS95, 54LS/74LS95B D165 54/7494 1 16 2 14 3 13 4 11 P i A P2A Pi QP2B P1CP2C Pi D P2D


    OCR Scan     		93H00, 93L00, 93S00, 54LS/74LS195 93H72 54LS/74LS95, 54LS/74LS95B 93L28 93L38 54LS/74LS170 7494 7495 shift register cI 74150 ci 7495 74195 shift register 74179 74195 ttl 7495 74195 TTL shift register D164 PDF

    cI 74150

    Abstract: 00105013 74179 ci 7495 74LS95 93L00 TTL 74150 ttl 7495 93H00 93H72
    Text: FAIRCHILD LOGIC/CONNECTION DIAGRAMS DIGITAL -T T L D163 9300, 93H00, 93L00, 93S00, 54/74195, 54LS/74LS195 0162 54/74150 Vcc = Pin 16 GND = Pin 8 Vcc = Pin 24 GND = Pin 12 D164 93H72 D166 54/7495, 54LS/74LS95, 54LS/74LS95B D165 54/7494 1 16 2 14 3 13 4 11 P i A P2A Pi QP2B P1CP2C Pi D P2D


    OCR Scan     		93H00, 93L00, 93S00, 54LS/74LS195 93H72 54LS/74LS95, 54LS/74LS95B 93L28 93L38 54LS/74LS170 cI 74150 00105013 74179 ci 7495 74LS95 93L00 TTL 74150 ttl 7495 93H00 93H72 PDF

    74LS195 PIN DIAGRAM

    Abstract: 7495 logic diagram 74150 7495 PIN DIAGRAM 74LS95 74179 F 7494
    Text: FAIRCHILD DIGITAL TTL Serial Entry Parallel Entry No. of Bits * Clock Edge Max Clock Freq MHz Typ Clock to Output Delay ns (Typ) Power Dissipation mW (Typ) Logic/Connection Diagram 1 Parallel-in/Parallel-out Shift Right 9300 4 J,K 4S S 38 16 300 D163 4L,7B,9B


    OCR Scan     		93H00 93L00 93S00 93H72 54LS/74LS95 54LS/74LS195 54LS/74LS295^ 54S/74S194 93H00, 93L00, 74LS195 PIN DIAGRAM 7495 logic diagram 74150 7495 PIN DIAGRAM 74LS95 74179 F 7494 PDF

    74LS574

    Abstract: ttl 74LS173 74ls399 93L38 ttl 74165 ttl 7491 54LS 74LS266 ttl 74173 74LS568
    Text: FAIRCHILD LOGIC/CONNECTION DIAGRAMS DIGITAL -TTL D93 54LS/74LS379 D94 9386, 74LS266, 54LS/74LS386 D95 54LS/74LS398 Vcc 1 4 5 12 13 4 5 7 6 14 15 17 16 lOa Ila lob lib lo c lie lod lid r ei fi r E5i r?i n S CP Qa Qb 2 GND Vcc = Pin 20 GND = Pin 10 Vcc = Pin 16


    OCR Scan     		54LS/74LS379 74LS266, 54LS/74LS386 54LS/74LS398 54LS/74LS399 54LS/74LS574 54LS/74LSS02 93L28 93L38 54LS/74LS170 74LS574 ttl 74LS173 74ls399 ttl 74165 ttl 7491 54LS 74LS266 ttl 74173 74LS568 PDF

    D172

    Abstract: TTL 74194 74179 74194 logic diagram 74194 pin diagram 74194 shift register 74198 ci 7495 74LS95 ttl 74199
    Text: FAIRCHILD LOGIC/CONNECTION DIAGRAMS DIGITAL-TTL D170 54/74199 23 3 5 7 9 D171 54LS/74LS295, 54LS/74LS295A 6 16 18 20 22 2 3 4 D172 54/74194, 54S/74S194, 54LS/74LS194 5 2 li 3 4 5 6 7 PE Po Pi P2 P3 P4 P5 P6 P 7 J K := D > CP MR Qo Q l Û 2 Û3 O 4 Os 06 O 7


    OCR Scan     		54LS/74LS295, 54LS/74LS295A 54S/74S194, 54LS/74LS194 54LS/74LS164 54LS/74LS195 54LS/74LS295 54S/74S194 D172 TTL 74194 74179 74194 logic diagram 74194 pin diagram 74194 shift register 74198 ci 7495 74LS95 ttl 74199 PDF

    ttl 74LS173

    Abstract: 74187 ttl 74173 X1825 74LS502 ttl 7491 ttl 7497 D187 93L38 D190
    Text: FAIRCHILD LOGIC/CONNECTION DIAGRAMS DIGITAL-TTL D187 9397, 7497 D188 93167, 74167 0189 54LS/74LS173 9 10 14 15 k h 12 Ü 13 IE 11 — 0 CE 9 - CP 10— 0 Ez 1 2 - Gy TC OE Vcc = Pin 16 GND = Pin 8 Vcc = Pin 16 GND = Pin 8 D190 54LS/74LS375 15 1 ,1 5 -


    OCR Scan     		54LS/74LS173 54LS/74LS375 54LS/74LS390 54LS/74LS393 93L28 93L38 54LS/74LS170 54LS/74LS670 54LS/74LS173 54LS/74LS502 ttl 74LS173 74187 ttl 74173 X1825 74LS502 ttl 7491 ttl 7497 D187 D190 PDF

    7491

    Abstract: 7491 fairchild TTL 7491 74166 pin diagram shift register 7491 93L38 54LS 74LS574 93L28 D177
    Text: FAIRCHILD LOGIC/CONNECTION DIAGRAMS DIGITAL-TTL D177 9328, 93L28 D178 54/7491 D179 54LS/74LS573 2 Da Qh - 13 CP Oh - 14 3 4 5 6 Do D i D2 Da D4 7 Ds De D? 1 1 - LE 1 “O OE Oo Q i Û2 O s 04 0 5 Oe Q? I 1I I I I I I 19 18 17 16 15 14 13 12


    OCR Scan     		93L28 54LS/74LS573 54LS/74LS352 54LS/74LS353 93L28 93L38 54LS/74LS170 54LS/74LS670 54LS/74LS173 54LS/74LS502 7491 7491 fairchild TTL 7491 74166 pin diagram shift register 7491 54LS 74LS574 D177 PDF

    74164 14 PIN DIAGRAM

    Abstract: 74LS165 74198 ttl 74165 74166 93L38 74165 pin diagram 74194 shift register D171 D172
    Text: FAIRCHILD LOGIC/CONNECTION DIAGRAMS DIGITAL-TTL D170 54/74199 23 3 5 7 9 D171 54LS/74LS295, 54LS/74LS295A 6 16 18 20 22 2 3 4 D172 54/74194, 54S/74S194, 54LS/74LS194 5 2 li 3 4 5 6 7 PE Po Pi P2 P3 P4 P5 P6 P 7 J K := D > CP MR Qo Q l Û 2 Û3 O 4 Os 06 O 7


    OCR Scan     		54LS/74LS295, 54LS/74LS295A 54S/74S194, 54LS/74LS194 54LS/74LS164 93L28 93L38 54LS/74LS170 54LS/74LS670 54LS/74LS173 74164 14 PIN DIAGRAM 74LS165 74198 ttl 74165 74166 74165 pin diagram 74194 shift register D171 D172 PDF

    7475 D flip-flop

    Abstract: quad D flip-flop 74175 pin 4 bit shift register 7494 pin diagram latch 74ls574 7477 D latch 74174 shift register 9374 74LS173 4 bit 3 state quad register 74LS279 D flip-flop 74175 pin
    Text: FAIRCHILD LOGIC/CONNECTION DIAGRAMS DIGITAL -T TL 7 1 2 6 3 5 i Ao A R BO a A 2 b A 3 e d 1 E l RBI e 13 12 11 10 E 9 f 9 15 3 2 4 m l 14 6 m Do M R TTTTTTTT 4 D147 54/74279, 54LS/74LS279 0146 9314, 93L14 D145 9370, 9374 So Qo 7 11 Da $3 V cc iwiEiEi[i3ii«inF5if»i


    OCR Scan     		93L14 54LS/74LS279 54LS/74LS75 93L08, 54LS/74LS77 /74LS573 93L34 54LS/74LS259 93L38 54LS/74LS170 7475 D flip-flop quad D flip-flop 74175 pin 4 bit shift register 7494 pin diagram latch 74ls574 7477 D latch 74174 shift register 9374 74LS173 4 bit 3 state quad register 74LS279 D flip-flop 74175 pin PDF

    pin DIAGRAM OF IC 74ls195

    Abstract: IC 74LS195 74LS195 truth table
    Text: SGS-THOMSON l^Q ® I[LI©Tf®(Q iQ©i M54HC195 M74HC195 4 BIT PIPO SHIFT REGISTER m HIGH SPEED tpD = 14 ns (TYP.) at VCc = 5V • LOW POWER DISSIPATION ICC = 4 fiA (MAX.) at Ta = 25°C 6V ■ HIGH NOISE IMMUNITY VNIH = V|n|IL = 28% Vcc (MIN) ■ OUTPUT DRIVE CAPABILITY


    OCR Scan     		M54HC195 M74HC195 54/74LS195 M74HC195 M54/74HC195 54/74HC1 pin DIAGRAM OF IC 74ls195 IC 74LS195 74LS195 truth table PDF

    74HC195

    Abstract: 74HC195 timing chart data 74HC195 54HC 74HC M54HC195 M74HC195 74LS195 truth table pin DIAGRAM OF IC 74ls195
    Text: I1 M54HC195 M74HC195 SGS -THOMSON K D [^©^LEl gir^@Ri]ö(gS 4 BIT PIPO SHIFT REGISTER HIGH SPEED tPD = 14 ns (TYP. at VCc = 5V LOW POW ER DISSIPATION |c c = 4 iiA (MAX.) at TA = 2 5 °C 6V HIGH NOISE IM M UN ITY V n ih = V n il = 28»/o Vcc(M IN ) O UTPU T DRIVE CAPABILITY


    OCR Scan     		M54HC195 M74HC195 28o/o 54/74LS195 M54/74HC195 M54/74HC195 74HC195 74HC195 timing chart data 74HC195 54HC 74HC M74HC195 74LS195 truth table pin DIAGRAM OF IC 74ls195 PDF

    Untitled

    Abstract: No abstract text available
    Text: rr7 SGS-THOMSON “ 7# «Mi[L[i ÏÏG»fl gS M54HC195 M74HC195 8 BIT PIPO SHIFT REGISTER HIGHSPEED = 13 ns (TYP. at Vcc = 5 V LOW POWER DISSIPATION Ice = 4 nA (MAX.) at T a = 25 °C 6 V HIGH NOISE IMMUNITY V nih = Vnil = 28 % Vcc (MIN.) OUTPUT DRIVE CAPABILITY


    OCR Scan     		M54HC195 M74HC195 54/74LS195 M54HC195F1 M74HC195M1R M74HC195B1R M74HC195C1R M54/74HC195 7T2T237 M54/M74HC195 PDF

    74LS195 truth table

    Abstract: No abstract text available
    Text: 5bE D • 7^537 ODHOOaa 77T MSiSTH_ SCS-THOM SON tH Tls! ö liSD@S M54HC195 M74HC195 S-THOMSON T - H i- O f- O 4 BIT PIPO SHIFT REGISTER ■ HIGH SPEED tPD = 14 ns (TYP.) at V c c = 5V ■ LOW POWER DISSIPATION |cc = 4 pA (MAX.) at TA = 25°C 6V


    OCR Scan     		M54HC195 M74HC195 M54HC195 M74HC195 4DG37 74LS195 truth table PDF

    pin DIAGRAM OF IC 74ls195

    Abstract: 74LS195 truth table 74LS195C 54HC 74HC M54HC195 M74HC195 74hc195 74LS195 register DIAGRAM 4-bit pipo truth table
    Text: H S -C M O S INTEGRATED CIRCUITS M54HC195 M74BC195 4- o b 4 - C' û PRELIMINARY DATA 4 BIT PIPO SHIFT REGISTER D E S C R IP T IO N The M 54/74HC195 is a high speed CM OS 4 BIT PIPO SHIFT REGISTER fabricated in silicon gate C2MOS technology. It has the same high speed


    OCR Scan     		M54/74HC195 pin DIAGRAM OF IC 74ls195 74LS195 truth table 74LS195C 54HC 74HC M54HC195 M74HC195 74hc195 74LS195 register DIAGRAM 4-bit pipo truth table PDF

    M54HC195

    Abstract: M54HC195F1R M74HC195 M74HC195B1R M74HC195C1R M74HC195M1R 74LS195 truth table 74HC195 timing chart
    Text: M54HC195 M74HC195 8 BIT PIPO SHIFT REGISTER . . . . . . . . HIGH SPEED tPD = 13 ns TYP. at VCC = 5 V LOW POWER DISSIPATION ICC = 4 µA (MAX.) at TA = 25 °C 6 V HIGH NOISE IMMUNITY VNIH = VNIL = 28 % VCC (MIN.) OUTPUT DRIVE CAPABILITY 10 LSTTL LOADS SYMMETRICAL OUTPUT IMPEDANCE


    Original     		M54HC195 M74HC195 54/74LS195 M54HC195F1R M74HC195M1R M74HC195B1R M74HC195C1R M54/74HC195 M54HC195 M54HC195F1R M74HC195 M74HC195B1R M74HC195C1R M74HC195M1R 74LS195 truth table 74HC195 timing chart PDF

    74HC19

    Abstract: No abstract text available
    Text: r z 7 S C S -T H O M S O N ÎÎ5 Î Î Î S 3 S S ü * M iy iO T « S M74HC195 8 BIT PIPO SHIFT REGISTEF • HIGHSPEED tpD = 13 ns TYP. at V cc = 5 V ■ LOW POWER DISSIPATION Icc = 4 nA (MAX.) at Ta = 25 °C 6 V ■ HIGH NOISE IMMUNITY Vnih = V n il = 28 % V cc (MIN.)


    OCR Scan     		M74HC195 54/74LS195 195F1R 195B1R M54/74HC 74HC195 74HC19 PDF

    Untitled

    Abstract: No abstract text available
    Text: g MOTOROLA SN54LST95A SN74LS195A DESCRIPTION — The S N 5 4 L S / 7 4 L S 1 9 5 A is a high speed 4-Bit Shift Register offering typical shift frequencies of 3 9 MHz. It is useful for a w ide variety of register and counting applications. It utilizes the


    OCR Scan     		PDF

    74hc195P

    Abstract: pin DIAGRAM OF IC 74ls195
    Text: M IT S U B IS H I HIGH SPEED CMOS M 74H C 195P/FP/D P 4 -B IT U N IV E R S A L S H IF T R E G IS T E R DESCRIPTION T h e M 7 4 H C 1 9 5 is a s e m ic o n d u c to r in te g r a te d c irc u it c o n ­ PIN CONFIGURATION TOP VIEW s is tin g of a 4 - b it s e r ia l/p a r a lle l- in p u t s e r ia l/p a r a lle l- o u t p u t


    OCR Scan     		195P/FP/D G--06 74hc195P pin DIAGRAM OF IC 74ls195 PDF

    74LS82

    Abstract: 74245 BIDIRECTIONAL BUFFER IC ic 4583 schmitt trigger core bit excess 3 adder using IC 7483 advantages for ic 7473 4 BIT COUNTER 74669 la 4508 ic schematic diagram XF107 74295 random number generator by using ic 4011 and 4017
    Text: General Features The SCxD4 series of high performance CMOS gate arrays offers the user the ability to realise customised VLSI inte­ grated circuits featuring the speed performance previously obtainable only with bipolar technologies whilst retaining all the advantages of CMOS technology; low power consum p­


    OCR Scan     		PDF

    toshiba tc110g

    Abstract: 74LS82 74ls150 74LS514 toshiba tc140g 74ls150 pin configuration 74LS273 SC11C1 diode sr45 74LS194 internal circuit diagram
    Text: SIEMENS AKTIEN6ESELLSCHAF 47E » • BS3SbOS 0037405 7 » S I E G General Description Our Sea-of-Gates concept is based on a highperformance CMOS technology, in either 1.5 micron or 1.0 micron transistor gate length. This is equivalent to 1.1 or 0.8 micron effective


    OCR Scan     		PDF

    74ls82

    Abstract: 74245 BIDIRECTIONAL BUFFER IC 74ls150 ph 4531 diode 4583 dual schmitt trigger ic D flip flop 7474 74245 BUFFER IC ic 7483 BCD adder data sheet ic 74139 Quad 2 input nand gate cd 4093
    Text: General Features The SCxD4 series of high perform ance CM O S gate arrays offers the user the ability to realise custom ised VLSI inte­ grated circuits featuring the speed perform ance previously obtainable only with bipo lar tech nolog ies whilst retaining all


    OCR Scan     		PDF