Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    74LS08 FUNCTION TABLE Search Results

    74LS08 FUNCTION TABLE Result Highlights (6)

    Part ECAD Model Manufacturer Description Download Buy
    TCTH022AE Toshiba Electronic Devices & Storage Corporation Over Temperature Detection IC / VDD=1.7~5.5V / IPTCO=10μA / IDD=11.3μA / Push-pull type / FLAG signal latch function Visit Toshiba Electronic Devices & Storage Corporation
    TCTH022BE Toshiba Electronic Devices & Storage Corporation Over Temperature Detection IC / VDD=1.7~5.5V / IPTCO=10μA / IDD=11.3μA / Open-drain type / FLAG signal latch function Visit Toshiba Electronic Devices & Storage Corporation
    TCTH012BE Toshiba Electronic Devices & Storage Corporation Over Temperature Detection IC / VDD=1.7~5.5V / IPTCO=1μA / IDD=1.8μA / Open-drain type / FLAG signal latch function Visit Toshiba Electronic Devices & Storage Corporation
    TCTH012AE Toshiba Electronic Devices & Storage Corporation Over Temperature Detection IC / VDD=1.7~5.5V / IPTCO=1μA / IDD=1.8μA / Push-pull type / FLAG signal latch function Visit Toshiba Electronic Devices & Storage Corporation
    TPD4164F Toshiba Electronic Devices & Storage Corporation Intelligent power device / VBB=600V / Iout=2A/ Surface mount type / HSSOP31 Visit Toshiba Electronic Devices & Storage Corporation
    TPD4164K Toshiba Electronic Devices & Storage Corporation Intelligent power device / VBB=600V / Iout=2A/ Through hole type / HDIP30 Visit Toshiba Electronic Devices & Storage Corporation

    74LS08 FUNCTION TABLE Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    CI 74LS08

    Abstract: Altera lpm 8count CI 74LS32 8mcomp 74LS32 Altera lpm lib 8count CI 74LS86 maxplus2 pm lib 8count 74LS161 74LS86
    Text: MENTOR GRAPHICS SOFTWARE ® & MAX+PLUS INTERFACE GUIDE ® II Introduction Mentor Graphics design tools and the Altera MAX+PLUS II development software together provide a complete and integrated programmable logic design environment for the Sun SPARCstation and HP 9000 Series 700


    Original     		PDF

    epf8282alc

    Abstract: 74ls32 altera flex10k 8count macrofunction maxplus2 pm lib 8count Altera 8count
    Text: MENTOR GRAPHICS SOFTWARE ® & MAX+PLUS INTERFACE GUIDE ® II Introduction Mentor Graphics design tools and the Altera¨ MAX+PLUS¨ II development software together provide a complete and integrated programmable logic design environment for the Sun SPARCstation and HP 9000 Series 700


    Original     		PDF

    IC PIN CONFIGURATION OF 74LS08

    Abstract: philips 74LS08 HP 5082-2810 interfacing AD7715 FUNCTIONAL APPLICATION OF 74LS244 pinout 74ls08 SDE9PNTD Centronics connector pin configuration of ic 74ls08 C65N07G999X99
    Text: Evaluation Board for 16-Bit Sigma Delta ADC EVAL-AD7715-5EB a FEATURES OPERATING THE AD7715-5 EVALUATION BOARD Operates from a Single +5V Supply Power Supplies On-Board Reference and Digital Buffers Various Linking Options Direct Hook-Up to Printer Port of PC


    Original     		PDF 16-Bit EVAL-AD7715-5EB AD7715-5 AD7715-5, AD7715 B3F1000 C65N07G999X99 FCN785J036G0 16-Pin IC PIN CONFIGURATION OF 74LS08 philips 74LS08 HP 5082-2810 interfacing AD7715 FUNCTIONAL APPLICATION OF 74LS244 pinout 74ls08 SDE9PNTD Centronics connector pin configuration of ic 74ls08 C65N07G999X99

    M74HC08B1

    Abstract: M54HC08 M74HC08B1R M54HC08F1R M74HC08 M74HC08C1R M74HC08M1R M74HC08B
    Text: M54HC08 M74HC08 QUAD 2-INPUT AND GATE . . . . . . . . HIGH SPEED tPD = 6 ns TYP. AT VCC = 5 V LOW POWER DISSIPATION ICC = 1 µA (MAX.) AT TA = 25 °C HIGH NOISE IMMUNITY VNIH = VNIL = 28 % VCC (MIN.) OUTPUT DRIVE CAPABILITY 10 LSTTL LOADS SYMMETRICAL OUTPUT IMPEDANCE


    Original     		PDF M54HC08 M74HC08 54/74LS08 M54HC08F1R M74HC08M1R M74HC08B1R M74HC08C1R M54/74HC08 M74HC08B1 M54HC08 M74HC08B1R M54HC08F1R M74HC08 M74HC08C1R M74HC08M1R M74HC08B

    M74HCT08

    Abstract: M54HCT08 M54HCT08F1R M74HCT08B1R M74HCT08C1R M74HCT08M1R TTL 74LS08 AND propagation delay of IC 74LS08
    Text: M54HCT08 M74HCT08 QUAD 2-INPUT AND GATE . . . . . . . HIGH SPEED tPD = 12 ns TYP. AT VCC = 5 V LOW POWER DISSIPATION ICC = 1 µA (MAX.) AT TA = 25 °C COMPATIBLE WITH TTL OUTPUTS VIH = 2V (MIN.) VIL = 0.8V (MAX) OUTPUT DRIVE CAPABILITY 10 LSTTL LOADS SYMMETRICAL OUTPUT IMPEDANCE


    Original     		PDF M54HCT08 M74HCT08 54/74LS08 M54/74HCT08 M74HCT08 M54HCT08 M54HCT08F1R M74HCT08B1R M74HCT08C1R M74HCT08M1R TTL 74LS08 AND propagation delay of IC 74LS08

    74hct08 connections

    Abstract: M74HCT08 M54HCT08 M54HCT08F1R M74HCT08B1R M74HCT08C1R M74HCT08M1R propagation delay ic 74ls08 74HCT0
    Text: M54HCT08 M74HCT08 QUAD 2-INPUT AND GATE . . . . . . . HIGH SPEED tPD = 12 ns TYP. AT VCC = 5 V LOW POWER DISSIPATION ICC = 1 µA (MAX.) AT TA = 25 °C COMPATIBLE WITH TTL OUTPUTS VIH = 2V (MIN.) VIL = 0.8V (MAX) OUTPUT DRIVE CAPABILITY 10 LSTTL LOADS SYMMETRICAL OUTPUT IMPEDANCE


    Original     		PDF M54HCT08 M74HCT08 54/74LS08 M54/74HCT08 74hct08 connections M74HCT08 M54HCT08 M54HCT08F1R M74HCT08B1R M74HCT08C1R M74HCT08M1R propagation delay ic 74ls08 74HCT0

    74LS08 pin configuration

    Abstract: 74LS08 function table
    Text: GD54/74LS08 QUADRUPLE 2-INPUT POSITIVE AND GATES Description Pin Configuration This device contains four independent 2-input AND gates. It performs the Boolean functions Y = A B or Y = A + B in positive logic. Vcc 4B 4A 4'i 3B 3A 3Y 14 13 12 1 10 9 8 i - Function Table each gate


    OCR Scan     		PDF GD54/74LS08 74LS08 pin configuration 74LS08 function table

    Untitled

    Abstract: No abstract text available
    Text: GD54/74LS08 QUADRUPLE 2-INPUT POSITIVE AND GATES Description Pin Configuration This device contains four independent 2-input AND gates. It performs the Boolean functions Y = A B or Y = A + B in positive logic. Vcc 4B 4A 4Y 3B 3A 14 13 12 11 10 9 3Y 8 l£J li>J


    OCR Scan     		PDF GD54/74LS08

    74LS08 pin configuration

    Abstract: 74LS08 function table pin configuration logic symbol 74LS08 pin configuration 74LS08 logic symbol 74LS08 74LS08 PIN 74LS08 74ls08 AND Gate not 74Ls08 74LS08 configuration
    Text: GD54/74LS08 QUADRUPLE 2-INPUT POSITIVE AND GATES Description Pin Configuration This device contains four independent 2-input AND gates. It perform s the Boolean functions Y = A -B or Y = A + B in positive logic. Vcc 4B 4A 4Y 3B 3A 3Y 14 13 12 11 10 9 8 li>J Li>i


    OCR Scan     		PDF GD54/74LS08 74LS08 pin configuration 74LS08 function table pin configuration logic symbol 74LS08 pin configuration 74LS08 logic symbol 74LS08 74LS08 PIN 74LS08 74ls08 AND Gate not 74Ls08 74LS08 configuration

    IC AND GATE 7408

    Abstract: TTL 7408 IC AND GATE 7408 pin configuration LM 7408 IC 7408 TTL 7408 AND propagation delay function IC 7408 74LS08 pin configuration IC PIN CONFIGURATION OF 74LS08 IC 7408 and function
    Text: Sjgnetics I 7408, LS08, S08 Gates Quad Two-Input AND Gate Product Specification Logic Products TYPICAL PROPAGATION DELAY TYPE TYPICAL SUPPLY CURRENT TOTAL 7408 16ns 16mA 74LS08 9ns 3.4mA 74S08 5ns 25mA ORDERING CODE COMMERCIAL RANGE Vcc = 5V ±5%; TA = 0°C to +70“C


    OCR Scan     		PDF 74LS08 74S08 N7408N, N74LS08N, N74S08N N74S08N 10Sul 10LSul Wf07sa0s IC AND GATE 7408 TTL 7408 IC AND GATE 7408 pin configuration LM 7408 IC 7408 TTL 7408 AND propagation delay function IC 7408 74LS08 pin configuration IC PIN CONFIGURATION OF 74LS08 IC 7408 and function

    TTL 7408

    Abstract: TTL LS 7408 ls 7408 7408 AND GATE 3 input and gate 7408 7408 7408 TTL TTL 7408 AND propagation delay logic symbol 74LS08 74LS08 signetics
    Text: Sjgnetìcs 7408, LS08, S08 Gates Quad Two-Input AND Gate Product Specification Logic Products TYPE TYPICAL PROPAGATION DELAY TYPICAL SUPPLY CURRENT TOTAL 7408 15ns 16mA 74LS08 9ns 3.4mA 74S08 5ns 25mA ORDERING CODE COMMERCIAL RANGE Vcc = 5V ±5% ; T a = 0°C to + 70°C


    OCR Scan     		PDF 74LS08 74S08 N7408N, N74LS08N, N74S08N 10Sul 10LSul TTL 7408 TTL LS 7408 ls 7408 7408 AND GATE 3 input and gate 7408 7408 7408 TTL TTL 7408 AND propagation delay logic symbol 74LS08 74LS08 signetics

    TTL 7408

    Abstract: 7408 pin configuration 7408 TTL TTL 7408 AND propagation delay 74LS08 fan-out 7408 74S08 74ls08 7408 7408 AND GATE ls 7408 74LS08 signetics
    Text: Signetics 7408, LS08, S08 Gates Quad Two-Input AND Gate Product Specification Logic Products TYPICAL PROPAGATION DELAY TYPE TYPICAL SUPPLY CURRENT TOTAL 7408 15ns 16mA 74LS08 9ns 3.4mA 74S08 5ns 25mA ORDERING CODE COMMERCIAL RANGE Vcc = 5V ±5% ; T a = 0°C to + 70°C


    OCR Scan     		PDF 74LS08 74S08 N7408N, N74LS08N, N74S08N 10Sul 10LSul 40fiA TTL 7408 7408 pin configuration 7408 TTL TTL 7408 AND propagation delay 74LS08 fan-out 7408 74S08 74ls08 7408 7408 AND GATE ls 7408 74LS08 signetics

    74LS08 fan-out

    Abstract: TTL 7408 TTL 74LS08 AND propagation delay 7408 TTL 8 input 7408 AND GATE 7408 signetics TTL TTL 7408 AND propagation delay 1 cl 7408 74Ls08 iec 7408 TTL
    Text: Signetics I 7408, LS08, S08 Gates Quad Two-Input AND Gate Product Specification Logic Products TYPICAL PROPAGATION DELAY TYPICAL SUPPLY CURRENT TOTAL 7408 15ns 16mA 74LS08 9ns 3.4mA 74S08 5ns 25mA TYPE ORDERING CODE COMMERCIAL RANGE V cc = 5V + 5% ; Ta = 0°C to + 70°C


    OCR Scan     		PDF 74LS08 74S08 N7408N, N74LS08N, N74S08N N74LS08/I, N74S08N 10Sul WF07560S 74LS08 fan-out TTL 7408 TTL 74LS08 AND propagation delay 7408 TTL 8 input 7408 AND GATE 7408 signetics TTL TTL 7408 AND propagation delay 1 cl 7408 74Ls08 iec 7408 TTL

    TTL 7408 AND propagation delay

    Abstract: 74LS08 fan-out 7408 AND GATE TTL 7408 3 input and gate 7408 ST 7408 74LS08 pin configuration TTL 74LS08 AND propagation delay 7408 ttl family logic symbol 74LS08
    Text: Signetics I 7408, LS08, S08 Gates Quad Two-Input AND Gate Product Specification Logic Products TYPICAL PROPAGATION DELAY TYPE TYPICAL SUPPLY CURRENT TOTAL 7408 15ns 16mA 74LS08 9ns 3.4mA 74S08 5ns 25mA ORDERING CODE COMMERCIAL RANGE VCC = 5 V ± 5 % ; T a = 0°C to + 70°C


    OCR Scan     		PDF 74LS08 74S08 N7408N, N74LS08N, N74S08N N74S08N 10Sul 10LSul F07580S TTL 7408 AND propagation delay 74LS08 fan-out 7408 AND GATE TTL 7408 3 input and gate 7408 ST 7408 74LS08 pin configuration TTL 74LS08 AND propagation delay 7408 ttl family logic symbol 74LS08

    74Ls08 truth table

    Abstract: TTL 74LS08 AND propagation delay
    Text: TOSHIBA TC74HCT08AP/AF Quad 2-Input and Gate The TC74HCT08A is a high speed CMOS 2-INPUT AND GATE fabricated w ith silicon gate C2MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.


    OCR Scan     		PDF TC74HCT08AP/AF TC74HCT08A TC74HC/HCT 74Ls08 truth table TTL 74LS08 AND propagation delay

    atic 139

    Abstract: 74hct08 connections PIN OF 74LS08 ic and logic gate
    Text: rz 7 Ä 7 # SCS-THOMSON « M iL iO ÏÏM Â S K5ÎÎ ÎS Ï22 M 74H C T08 QUAD 2-INPUT AND GATE • HIGH SPEED tp D = 12 ns TYP. AT V c c = 5 V . LOW POWER DISSIPATION Ice = 1 nA (MAX.) AT Ta = 25 " C m COMPATIBLE WITH TTL OUTPUTS Vih = 2V (MIN.) V i l = 0.8V (MAX)


    OCR Scan     		PDF 54/74LS08 M54/74HCT08 atic 139 74hct08 connections PIN OF 74LS08 ic and logic gate

    Untitled

    Abstract: No abstract text available
    Text: r z 7 SGS-THOMSON R*[M i[LiO T K i M54HC08 •M74HC08 QUAD 2-INPUT AND GATE ■ HIGH SPEED tPD = 6 ns TYP.) AT Vcc = 5 V . LOW POWER DISSIPATION Ice = 1 ^A (MAX.) AT Ta = 25 °C . HIGH NOISE IMMUNITY V nih = V nil = 28 % Vcc (MIN.) ■ OUTPUT DRIVE CAPABILITY


    OCR Scan     		PDF M54HC08 M74HC08 10LSTTL 54/74LS08 M54HC08F1R M74HC08B1R M74HC08C1R M54/74HC08 00S4351

    74Ls08 iec

    Abstract: tc74hc08
    Text: TC74HC08AP/AF/AFN QUAD 2-INPUT A ND GATE The TC74HC08A is a high speed CMOS 2-IN PU T AND GATE fabricated with silicon gate C^MOS technology. It achieves the high speed Operation sim ilar to equivalent LSTTL while m aintaining the CMOS low power dissipation.


    OCR Scan     		PDF TC74HC08AP/AF/AFN TC74HC08A HC-145 74Ls08 iec tc74hc08

    hc 148

    Abstract: vk 45 propagation delay ic 74ls08 HC147
    Text: TC74HCT08AP/AF QUAD 2-INPUT AND GATE The TC74HCT08A is a high speed CMOS fabricated with silicon gate C*MOS technology. It achieves the high speed operation sim ilar to equivalent LSTTL while m aintaining the CMOS low power dissipation. This device m ay be used as a level converter for


    OCR Scan     		PDF TC74HCT08AP/AF TC74HCT08A HC-148 hc 148 vk 45 propagation delay ic 74ls08 HC147

    74LS08 truth table

    Abstract: logic symbol 74LS08 74LS08 PIN TC74HC08A
    Text: TOSHIBA TC74HC08AP/AF/AFN Quad 2-In p u t NAND G ate The TC74HC08A is a high speed CMOS 2-INPUT AND GATE fabricated with silicon gate C2MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.


    OCR Scan     		PDF TC74HC08AP/AF/AFN TC74HC08A TC74HC/HCT 74LS08 truth table logic symbol 74LS08 74LS08 PIN

    IC AND GATE 7408 specification sheet

    Abstract: 74LS183 74LS96 SN 74168 7486 XOR GATE IC 74LS192 IC 7402, 7404, 7408, 7432, 7400 IC 7486 for XOR gate IC 74183 74LS193 function table
    Text: PLS-EDIF Bidirectional EDIF Netlist Interface to MAX+PLUS Software Data Sheet September 1991, ver. 3 Features u J Provides a bidirectional netlist interface b etw ee n M A X + P L U S and other m ajor C A E softw are packages Sup ports the industry-standard Electronic Design Interchange Format


    OCR Scan     		PDF

    74Ls08 truth table

    Abstract: lC 74LS08 74LS08 ttl 74LS08 DIP14-P-300-2 TC74HCT08AF TC74HCT08AFN TC74HCT08AP TTL 74LS08 AND noise immunity not 74Ls08
    Text: TOSHIBA TC74HCT08AP/AF/AFN TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC TC74HCT08AP, TC74HCT08AF, TC74HCT08AFN Note The JEDEC SOP (FN) is not available in Japan. QUAD 2 -INPUT AND GATE The TC74HCT08A is a high speed CMOS 2-INPUT AND GATE fabricated with silicon gate C2MOS technology.


    OCR Scan     		PDF TC74HCT08AP/AF/AFN TC74HCT08AP, TC74HCT08AF, TC74HCT08AFN TC74HCT08A 14PIN DIP14-P-300-2 14PIN 200mil 74Ls08 truth table lC 74LS08 74LS08 ttl 74LS08 TC74HCT08AF TC74HCT08AFN TC74HCT08AP TTL 74LS08 AND noise immunity not 74Ls08

    TTL 74LS08 AND propagation delay

    Abstract: 74LS08 ttl 74LS08 DIP14-P-300-2 TC74HCT08AF TC74HCT08AFN TC74HCT08AP
    Text: TOSHIBA TC74HCT08AP/AF/AFN TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC TC74HCT08AP, TC74HCT08AF, TC74HCT08AFN Note The JEDEC SOP (FN) is not available in Japan. QUAD 2 -INPUT AND GATE The TC74HCT08A is a high speed CMOS 2-INPUT AND GATE fabricated with silicon gate C2MOS technology.


    OCR Scan     		PDF TC74HCT08AP/AF/AFN TC74HCT08AP, TC74HCT08AF, TC74HCT08AFN TC74HCT08A 14PIN DIP14-P-300-2 14PIN 200mil TTL 74LS08 AND propagation delay 74LS08 ttl 74LS08 TC74HCT08AF TC74HCT08AFN TC74HCT08AP

    74Ls08 iec

    Abstract: DIP14-P-300-2 74LS08 PIN 74LS08 TC74HC08AF TC74HC08AFN TC74HC08AP 74Ls08 truth table
    Text: TOSHIBA TC74HC08AP/AF/AFN TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC TC74HC08AP, TC74HC08AF, TC74HC08AFN QUAD 2 -INPUT AND GATE Note The JEDEC SOP (FN) is not available in Japan The TC74HC08A is a high speed CMOS 2-INPUT AND GATE fabricated with silicon gate C2MOS technology.


    OCR Scan     		PDF TC74HC08AP/AF/AFN TC74HC08AP, TC74HC08AF, TC74HC08AFN TC74HC08A 14PIN DIP14-P-300-2 14PIN 200mil 74Ls08 iec 74LS08 PIN 74LS08 TC74HC08AF TC74HC08AFN TC74HC08AP 74Ls08 truth table