Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    74193 COUNTER Search Results

    74193 COUNTER Result Highlights (6)

    Part ECAD Model Manufacturer Description Download Buy
    SN74HC393ANSR Texas Instruments Dual 4-Bit Binary Counters Visit Texas Instruments Buy
    SN74HC163ANSR Texas Instruments 4-Bit Synchronous Binary Counters Visit Texas Instruments Buy
    SN74HC4040APWR Texas Instruments 12-Bit Asynchronous Binary Counters Visit Texas Instruments Buy
    SN74HC4040ANSR Texas Instruments 12-Bit Asynchronous Binary Counters Visit Texas Instruments Buy
    SN74HC161APWR Texas Instruments 4-Bit Synchronous Binary Counters Visit Texas Instruments Buy
    SN74HC161ANSR Texas Instruments 4-Bit Synchronous Binary Counters Visit Texas Instruments Buy

    74193 COUNTER Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    counter 74169

    Abstract: Encoder counter ic LFLS7184 ic 74169 quadrature encoder ic counter of encoder
    Text: PC6 Encoder to Counter Interface Board Page 1 of 5 Description The PC6 decodes the quadrature outputs of an incremental shaft encoder to drive standard up/down counters. The PC6-U, up count / down count version, can be connected to the inputs of common counters such as a 74193 or 40193.


    Original     		PDF LFLS7183 LFLS7184 LFLS7183) LFLS7184) counter 74169 Encoder counter ic ic 74169 quadrature encoder ic counter of encoder

    74573

    Abstract: 74574 7486 XOR GATE 7486 full adder latch 74574 7408, 7404, 7486, 7432 7490 Decade Counter 74373 cmos dual s-r latch 2 bit magnitude comparator using 2 xor gates design a BCD counter using j-k flipflop
    Text: Semiconductor Logic Device Cross-Reference Here is a comprehensive cross-reference of TTL and CMOS chips that are readily available over the counter from such places as Maplin Electronics in the UK . Tables of both TTL and CMOS devices are provided along with tables grouping chips with the same functionality together.


    Original     		PDF

    counter schematic diagram using 74193

    Abstract: shift register ttl ttl 74194 logic diagram 74194 counter 74193 shift register circuit diagram of 16 bit counter 74194 shift register AT6005 counter schematic diagram 74194 function table
    Text: FPGA 16 Bit Up/Down Counter/Shift Register Introduction The AT6000 Series field programmable gate array FPGA lets the designer implement a synchronous, 16 bit Up/Down Counter/Shift Register that operates at 22 MHz under the worst commercial operating conditions. In


    Original     		PDF AT6000 AT6005 counter schematic diagram using 74193 shift register ttl ttl 74194 logic diagram 74194 counter 74193 shift register circuit diagram of 16 bit counter 74194 shift register counter schematic diagram 74194 function table

    LS7084-SOIC

    Abstract: 74193 counter LS7084 74193 internal diagram LS7083 4516 counter incremental optical encoder 5V ttl quadrature quadrature encoder circuit
    Text: LS7083 & LS7084 Encoder to Counter Interface Chips Description: Rbias Optical Encoder 5 Ch. B Channel 4B 4 +5v +5V 3 Ch. A Channel 2A Ground 11 Gnd These devices allow incremental shaft encoders to drive standard up/down counters. Connect the encoder quadrature outputs to the A and B inputs. The


    Original     		PDF LS7083 LS7084 LS7083 235ns. 300mil) LS7083-DIP LS7084-DIP LS7083-SOIC LS7084-SOIC 74193 counter 74193 internal diagram 4516 counter incremental optical encoder 5V ttl quadrature quadrature encoder circuit

    74194 counter

    Abstract: 74194 shift register counter schematic diagram using 74193 shifter using mux circuit diagram of 16 bit counter 74194 74194 datasheet ttl 74193 74193 counter data sheet 74193 application diagrams
    Text: FPGA 16-Bit Up/Down Counter/Shift Register Introduction The AT6000 Series field programmable gate array FPGA lets the designer implement a synchronous, 16-bit Up/Down Counter/Shift Register that operates at 22 MHz under the worst commercial operating conditions. In this circuit is most of the


    Original     		PDF 16-Bit AT6000 AT6005 16-Bit 74194 counter 74194 shift register counter schematic diagram using 74193 shifter using mux circuit diagram of 16 bit counter 74194 74194 datasheet ttl 74193 74193 counter data sheet 74193 application diagrams

    LFLS7183-S

    Abstract: LFLS7183
    Text: LFLS7183-S / LFLS7184 Encoder to Counter Interface Chips Description: Features: The LFLS7183-S and LFLS7184 provide an interface between industry standard A and B quadrature incremental encoder outputs to standard up/down counters. The LFLS7183-S outputs can connect


    Original     		PDF LFLS7183-S LFLS7184 LFLS7184 270ns 150ns LFLS7183

    800.736.0194

    Abstract: No abstract text available
    Text: LS7183 & LS7184 Encoder to Counter Interface Chips Description: Features: The LS7183 and LS7184 allow incremental encoders to drive standard up/down counters. Connect the encoder quadrature outputs to the A & B inputs. The LS7183 outputs can connect directly to the up and


    Original     		PDF LS7183 LS7184 LS7183 LS7083 LS7084 800.736.0194

    Untitled

    Abstract: No abstract text available
    Text: LS7083-DIP / LS7084-SOIC Encoder to Counter Interface Chips Description: Rbias Optical Encoder 5 Ch. B Channel 4B 4 +5v +5V 3 Ch. A Channel 2A 1 Ground 1 Gnd These devices allow incremental shaft encoders to drive standard up/down counters. Connect the encoder quadrature outputs to the A and B inputs. The


    Original     		PDF LS7083-DIP LS7084-SOIC LS7083 LS7084 LS7183 LS7184 235ns. 300mil) LS7083-DIP

    Untitled

    Abstract: No abstract text available
    Text: LS7083 & LS7084 Encoder to Counter Interface Chips Description: Rbias Optical Encoder 5 Ch. B Channel 4B 4 +5v +5V 3 Ch. A Channel 2A Ground 1 Gnd These devices allow incremental shaft encoders to drive standard up/down counters. Connect the encoder quadrature outputs to the A and B inputs. The


    Original     		PDF LS7083 LS7084 LS7083 235ns. 300mil) LS7083-DIP LS7084-DIP LS7083-SOIC

    TTL 74192

    Abstract: 74193 counter ttl 74193 pin diagram of 74192 74192 counter 74193 state diagram 74193 state diagram up counter 74193 74192 74193 A
    Text: TTL/MSI 9360/54192, 74192 9366/54193, 74193 UP/DOWN DECADE AND BINARY COUNTERS DESCRIPTIO N - The T T L /M S I 9360/5 4 1 9 2 , 74192 is a synchronous Up/Down BCD Decade Cbunter, and the T T L /M S I 9366/5 4 1 9 3 , 74193 is a synchronous Up/Down 4-Bit Binary Counter. Both counters have separate up/down clocks, parallel load facility, terminal


    OCR Scan     		PDF 30MHz 300mW 16-LEAD 400tt TTL 74192 74193 counter ttl 74193 pin diagram of 74192 74192 counter 74193 state diagram 74193 state diagram up counter 74193 74192 74193 A

    ic 74192 pin configuration

    Abstract: pin diagram of counter ic 74193 ic 74193 ic 74192 ic 74192 pin diagram 74192 ic TTL 74192 ttl 74193 74192 pin configuration IC 74LS192
    Text: Sìgnetìcs 74192, 74193, LS192, LS193 Logic Products FEATURES • Synchronous reversible 4-bit binary counting • Asynchronous parallel load • Asynchronous reset clear • Expandable without external logic 1 Counters TYPE TYPICAL fMAX TYPICAL SUPPLY CURRENT


    OCR Scan     		PDF

    74192 pin configuration

    Abstract: 74LS192 PIN CONFIGURATION TTL 74192 74192 74192 four bit binary counter 74193 state diagram up counter 74193 pin configuration 74192 up/down decade (0-9) counter 74193 pin diagram of 74192
    Text: 74192, 74193, LS192, LS193 Signetics Counters '192 Presettable BCD Decade Up/Down Counter '193 Presettable 4-Bit Binary Up/Down Counter Product Specification Logic Products FEATURES TYPICAL f „ AX TYPICAL SUPPLY CURRENT 74192 32M H z 65m A 74LS 192 32M H z


    OCR Scan     		PDF LS192, LS193 74192 pin configuration 74LS192 PIN CONFIGURATION TTL 74192 74192 74192 four bit binary counter 74193 state diagram up counter 74193 pin configuration 74192 up/down decade (0-9) counter 74193 pin diagram of 74192

    74193 pin configuration

    Abstract: ic 74192 74LS192 PIN CONFIGURATION ic 74193 ic 74192 pin configuration IC 74LS192 pin configuration of 74193 74 LS 193 Logic DIAGRAM ttl 74193 74193 state diagram
    Text: Signetics 74192, 74193, LS192, LS193 Logic Products FEATURES • Synchronous reversible 4-bit binary counting • Asynchronous parallel load • Asynchronous reset clear • Expandable without external logic DESC RIPTIO N The ' 192 and ’ 193 are 4-bit synchronous


    OCR Scan     		PDF

    ic 74193

    Abstract: No abstract text available
    Text: Sem iconductor DM54192/DM74192, DM 54193/DM 74193 Synchronous Up/Down Counters w ith Dual Clock General Description These c irc u its are synchronous up/down counters; the 192 c irc u it is a BCD counter and the 193 is a 4-bit binary counter. Synchronous operation is provided by having all


    OCR Scan     		PDF DM54192/DM74192, 54193/DM DM54193/DM74193 ic 74193

    ic 74192

    Abstract: pin diagram of counter ic 74193 LM 74192 ic 74192 pin configuration ic 74193 74192 counter 74192 pin configuration 74193 pin configuration 74192 ic 74192
    Text: 74192, 74193, LS192, LS193 Signetics Logic Products 1 Counters FEATURES TY PE • Synchronous reversible 4-bit binary counting • Asynchronous parallel load • Asynchronous reset clear • Expandable without external logic T Y P IC A L f „ AX T Y P IC A L SU PP LY C U R R E N T


    OCR Scan     		PDF LS192, LS193 32MHz 74LS192 74LS193 ic 74192 pin diagram of counter ic 74193 LM 74192 ic 74192 pin configuration ic 74193 74192 counter 74192 pin configuration 74193 pin configuration 74192 ic 74192

    74193PC

    Abstract: 74ls193p 74LS193PC ic 74193
    Text: I ' NATI ONAL S E HI C OND {LOGIC} D5E D | bSG112E DOLLES E | 7 ^ ^ 5 -2 3 -0 7 193 CO NN ECTIO N DIAGRAM PINO UT A 54/74193 54LS/74LS193 1 Ü ] Vcc UP/DOWN BINARY COUNTER With Separate Up/down Clocks D E S C R IP T IO N — The '193 is an up/dow n m odulo-16 binary counter. Sep­


    OCR Scan     		PDF bSG112E 54LS/74LS193 odulo-16 54/74LS 74193PC 74ls193p 74LS193PC ic 74193

    programmable binary counter 74193

    Abstract: 74F192 F192
    Text: M M O T O R O L A MC54F/74F192 MC54F/74F193 Product Preview UP/DOWN COUNTERS WITH SEPARATE UP/DOWN CLOCKS UP/DOWN COUNTERS WITH SEPARATE UP/DOWN CLOCKS FAST'" DESCRIPTION — The MC54F/74F192 is an u p/d ow n BCD decade (8241) counter. The MC54F/74193 is an u p/d ow n m o d u lo -1 6 b in a ry


    OCR Scan     		PDF MC54F/74F192 MC54F/74193 modulo-16 programmable binary counter 74193 74F192 F192

    74193 internal diagram

    Abstract: 74F192
    Text: M M O T O R O L A MC54F192/193 MC74F192/193 A d v a n c e I nf or mat i on UP/DOWN COUNTERS WITH SEPARATE UP/DOWN CLOCKS UP/DOWN COUNTERS WITH SEPARATE UP/DOWN CLOCKS FAST D ESCRIPTIO N — The MC54F/74F192 is an up/down BCD decade (8241) counter. The MC54F/74193 is an up/down modulo-16 binary


    OCR Scan     		PDF MC54F192/193 MC74F192/193 MC54F/74F192 MC54F/74193 modulo-16 74193 internal diagram 74F192

    74193

    Abstract: 74192 74LS193 74193 counter 74193 A 74193-74LS193 S 401 DF S 31 74192 counter 74LSI92
    Text: - - 153 74193 — Presettable Synchronous U p /D o w n Binary Counter dual clock, w ith clear INPUTS ’'CC ' data^ u A K LOAD M T t A C inw W C A W K 'r c DATA' p CKAft aonnowCAnftv DATA o 4 h 'y ut ua - y Os 04 c o u n t COt/M* Ymm&T v ry ^ 's y 9 uc mq


    OCR Scan     		PDF 74LSI92 74LS193 74193 74192 74193 counter 74193 A 74193-74LS193 S 401 DF S 31 74192 counter 74LSI92

    programmable binary counter 74193

    Abstract: 74193PC 74193 state diagram 74LS193 pin data 74LS193PC 74193 74ls193p 74193 state diagram up counter 74LS193 74LS193B
    Text: 193 CONNECTIO N DIAGRAM PINOUT A 54/74193 à 9X 5 4 L S /7 4 L S 1 9 3 ô /ô -E Oi UP/DOW N BINARY COUNTER H ] V cc njpo [T Ï71 MR O o (T (With Separate Up/down Clocks T 5 ]tc d CPd E [I [F Til PL 03 [7 33p 2 CPU DESCRIPTION — The ’193 is an up/dow n m odulo-16 binary counter. Sep­


    OCR Scan     		PDF 54LS/74LS193 modulo-16 programmable binary counter 74193 74193PC 74193 state diagram 74LS193 pin data 74LS193PC 74193 74ls193p 74193 state diagram up counter 74LS193 74LS193B

    Untitled

    Abstract: No abstract text available
    Text: INTEGRATED CIR CU IT S 74193 276-1820 TTL SYN CH RO N O U S U P/D O W N COUNTER WITH DUAL CLO CK G ENERAL DESCRIPTION T h e 71193 <s a 4 -hit b i n a r y i.tmnhM' S y n c h r o n o u s o p e r a t i o n js »>rciv by h a v i n g all f l i p fl ops c l o c k e d s i m u i t a n e o u s l y , so t hai the o u t p u t s c h a n g e


    OCR Scan     		PDF V1111

    IC 74LS192

    Abstract: ic 74193 74193 state diagram 74193 pin configuration ic 74192 pin configuration 74192 ic pin diagram of counter ic 74193 ic 74192 74192 of ic 74ls193
    Text: 7 4 1 9 2 , 7 4 1 9 3 , LS192, LS193 Signelics Counters '192 Presettable BCD Decade Up/Down Counter '193 Presettable 4-Bit Binary Up/Down Counter Product Specification Logic Products FEATURES TYPE • Synchronous reversible 4-bit binary counting TYPICAL fMAx


    OCR Scan     		PDF 74LS192 74LS193 LS192, LS193 32MHz IC 74LS192 ic 74193 74193 state diagram 74193 pin configuration ic 74192 pin configuration 74192 ic pin diagram of counter ic 74193 ic 74192 74192 of ic 74ls193

    74192

    Abstract: 74193 NAFI 74LSI92 BCD counter 74LS193 74193 A 74192 counter
    Text: — 152 — 74192 Presettable Synchronous Up/Down BC D Counter dual clock, with clear ' NPVTS *cc * OUTP UTS I NP UT S ^ ^ •tmwow c p 1 A A C L C A H K M IR O W C A f A A I Or On XX DAT* 0B Q. COUN I COUNT G ND o i \ i - v Y m W - £ T ' v - r r < j > U O > ? ( &9 i J A * )


    OCR Scan     		PDF 74LSI92 74LS193 74192 74193 NAFI 74LSI92 BCD counter 74193 A 74192 counter

    Untitled

    Abstract: No abstract text available
    Text: LS7083 LS7084 Encoder to Counter Interface Chips V ^ T ech n ical Data, rev. 1.08, June 1994 Features: Quadrature Clock Converters • X4 or XI resolution multiplication • TTL and CMOS compatible • Low power micro-amps • 8-pin DIP package • No external clocks required


    OCR Scan     		PDF LS7083 LS7084 235nSec. LS7083 20/5K 14-pin 40/1K