Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    74109 DUAL JK Search Results

    74109 DUAL JK Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    FO-DUALSTLC00-001 Amphenol Cables on Demand Amphenol FO-DUALSTLC00-001 ST-LC Duplex Multimode 62.5/125 Fiber Optic Patch Cable (OFNR Riser) - 2 x ST Male to 2 x LC Male 1m Datasheet
    FO-DUALSTLC00-004 Amphenol Cables on Demand Amphenol FO-DUALSTLC00-004 ST-LC Duplex Multimode 62.5/125 Fiber Optic Patch Cable (OFNR Riser) - 2 x ST Male to 2 x LC Male 4m Datasheet
    FO-LSDUALSCSM-003 Amphenol Cables on Demand Amphenol FO-LSDUALSCSM-003 SC-SC Duplex Single-Mode 9/125 Fiber Optic Patch Cable (OFN-LS Low Smoke) - 2 x SC Male to 2 x SC Male 3m Datasheet
    FO-DUALLCX2MM-001 Amphenol Cables on Demand Amphenol FO-DUALLCX2MM-001 LC-LC Duplex Multimode 62.5/125 Fiber Optic Patch Cable (OFNR Riser) - 2 x LC Male to 2 x LC Male 1m Datasheet
    FO-DUALLCX2MM-003 Amphenol Cables on Demand Amphenol FO-DUALLCX2MM-003 LC-LC Duplex Multimode 62.5/125 Fiber Optic Patch Cable (OFNR Riser) - 2 x LC Male to 2 x LC Male 3m Datasheet

    74109 DUAL JK Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    7474 D flip-flop

    Abstract: vhdl code for 74154 4-to-16 decoder 7478 J-K Flip-Flop vhdl code for 74194 74138 full subtractor 3-8 decoder 74138 shift register by using D flip-flop 7474 full subtractor circuit using xor and nand gates vhdl code for 8-bit BCD adder 74823 FULL ADDER
    Text: Chapter 3 - Macro Library Reference Chapter 3: The Macro Library The QuickLogic Macro Library contains over 500 macros and macro building blocks. While these macros offer a wide range of functions and flexibility, they fall into familiar functional groups. The naming conventions employed in the library are easy


    Original     		PDF

    full subtractor circuit using xor and nand gates

    Abstract: 74138 full subtractor 3-input-XOR 74138 decoder 7474 D flip-flop vhdl code for 8-bit BCD adder data sheet 74139 vhdl code for 8 bit ODD parity generator 74171 74594
    Text: Chapter 10 - Macro Library Reference Chapter 10: The Macro Library The QuickLogic Macro Library contains over 475 macros and macro building blocks. While these macros offer a wide range of functions and flexibility, they fall into familiar functional groups. The naming conventions employed in the library are easy


    Original     		PDF

    AD7874

    Abstract: MC3000P dsd12 MC3000 MC3110 MC3310 MC3410 MC3510 LWR 703 AF5A
    Text: Pilot Motion Processor MC3310 Single Chip Technical Specifications for Brushless Servo Motion Control Performance Motion Devices, Inc. 55 Old Bedford Road Lincoln, MA 01773 Revision 1.7, July 2003 NOTICE This document contains proprietary and confidential information of Performance Motion Devices,


    Original     		PDF MC3310 CP24N11 AD7874 MC3000P dsd12 MC3000 MC3110 MC3410 MC3510 LWR 703 AF5A

    max491 schematics

    Abstract: dsd12 LWR 703 MC3000P MC3110 MC3310 MC3410 MC3510 MC3413 HST10
    Text: Pilot Motion Processor MC3410 Single Chip Technical Specifications for Microstepping Motion Control Performance Motion Devices, Inc. 55 Old Bedford Road Lincoln, MA 01773 Revision 1.5, July 2003 NOTICE This document contains proprietary and confidential information of Performance Motion Devices,


    Original     		PDF MC3410 CP24N11 max491 schematics dsd12 LWR 703 MC3000P MC3110 MC3310 MC3510 MC3413 HST10

    max491 schematics

    Abstract: HST14 rs 232 driver MC3000P dsd12 LMD18200 MC3110 MC3310 MC3410 MC3510
    Text: Pilot Motion Processor MC3110 Single Chip Technical Specifications for Brushed Servo Motion Control Performance Motion Devices, Inc. 55 Old Bedford Road Lincoln, MA 01773 Revision 1.8, July 2003 NOTICE This document contains proprietary and confidential information of Performance Motion Devices,


    Original     		PDF MC3110 CP24N11 max491 schematics HST14 rs 232 driver MC3000P dsd12 LMD18200 MC3310 MC3410 MC3510

    pin diagram of 74109

    Abstract: 74109 74109 dual JK PIN CONFIGURATION 74109 TTL 74109 1N3064 1N916 74LS 74LS109 74LS109A
    Text: 74109, LS109A Signetics Flip-Flops Dual J-K Positive Edge-Triggered Flip-Flop Product Specification Logic Products TYPICAL f MAX TYPICAL SUPPLY CURRENT TOTAL 74109 33MHz 9mA 74LS109A 33MHz 4mA DESCRIPTION The '109 is dual positive edge-triggered JK-type flip-flop featuring individual J, K,


    OCR Scan     		PDF LS109A 1N916, 1N3064, 500ns pin diagram of 74109 74109 74109 dual JK PIN CONFIGURATION 74109 TTL 74109 1N3064 1N916 74LS 74LS109 74LS109A

    TTL 74109

    Abstract: PIN CONFIGURATION 74109 853051 8530510 74LS109A
    Text: 74109, LS109A Signetics Flip-Flops Dual J-K Positive Edge-Triggered Flip-Flop Product Specification Logic Products DESCRIPTION The '109 is dual positive edge-triggered JK-type flip-flop featuring individual J, K, Clock, Set and Reset inputs; also com­ plementary Q and 5 outputs.


    OCR Scan     		PDF LS109A 1N916, 1N3064, 500ns 500ns TTL 74109 PIN CONFIGURATION 74109 853051 8530510 74LS109A

    ic 74109

    Abstract: TTL 74109 PIN CONFIGURATION 74109 8 pin dip j k flipflop ic
    Text: 74109 , LS109 A Signetics Flip-Flops Dual J-K Positive Edge-Triggered Flip-Flop Product Specification Logic Products DESCRIPTION TYPE The '109 is dual positive edge-triggered JK-type flip-flop featuring individual J, K, Clock, Set and Reset inputs; also com ­


    OCR Scan     		PDF LS109 74LS109A 33MHz 33MHz N74109ll 500ns 500ns ic 74109 TTL 74109 PIN CONFIGURATION 74109 8 pin dip j k flipflop ic

    TTL 74109

    Abstract: 8530510 74109 PIN CONFIGURATION 74109
    Text: 74109, LS109A Signetics Flip-Flops Dual J-K Positive Edge-Triggered Flip-Flop Product Specification Logic Products DESCRIPTION T h e '1 0 9 is dual positive edge-triggered JK-type flip-flop featuring individual J, K, Clock, S e t and R eset inputs; also com ­


    OCR Scan     		PDF LS109A 74LS109A 33MHz 33MHz 70PULSE 500ns 500ns 1N916, 1N3064, TTL 74109 8530510 74109 PIN CONFIGURATION 74109

    7473 dual JK

    Abstract: 74109 74109 dual JK LS 7474
    Text: — Dual JK-FFs w ith Preset and Clear 74109 V çç 9 1— 2 CLR 2J 2R 2 CK ] - L I - L CL" a 1J i n 20 J 1 — 1 20 PR j a L »CK ? CLR 1 r 2 PR I I I I i n A m t i J i i r w IK 1 CK 1 PR 10 1Q GND CLR O P O S, 0 7 4 7 4 $ -i Y L \ Z L t z 9 4 7 O f 1 7 0 -/7


    OCR Scan     		PDF

    pin diagram of 74109

    Abstract: 74109 PIN CONFIGURATION 74109 74109 dual JK TTL 74109 N74LS109AN ttl 74ls109 74LS109A LS109A 1N3064
    Text: 7 4 1 0 9 , LS1 0 9 A Flip-Flops S ig n e t ic s Dual J-K P ositive Edge-Triggered Flip-Flop Product Specification Logic P rod ucts DESCRIPTION The '109 is dual positive edge-triggered JK-type flip-flop featuring individual J, K, Clock, Set and Reset inputs; also com­


    OCR Scan     		PDF LS109A 1N916, 1N3064. 500ns pin diagram of 74109 74109 PIN CONFIGURATION 74109 74109 dual JK TTL 74109 N74LS109AN ttl 74ls109 74LS109A LS109A 1N3064

    logic ic 7476 pin diagram

    Abstract: logic ic 74LS76 pin diagram ic 74109 74LS107 74109 dual JK IC 74196 7476 Connection diagram 74LS109 ic 7474 pin diagram 7474 D latch
    Text: IO PO 10 ro o CO 00 4-Bit D Latch 4-Bit D Latch 4-Bit D Latch 4-Bit D Latch 4-Bit D Latch 4-Bit D Latch - o to Item 4-Bit D Latch 4-Bit D Latch 4-Bit D Latch 4-Bit D Latch 4-Bit RS Latch 4-Bit RS Latch 4-Bit RS Latch 4-Bit RS Latch 5477 54/7475 93L14 9314


    OCR Scan     		PDF 54LS/74LS77 54LS/74LS75 54LS/74LS197 93L14 54LS/74LS196 54LS/74LS279 54H/74H73, 54LS/74LS73 54LS/74LS107 logic ic 7476 pin diagram logic ic 74LS76 pin diagram ic 74109 74LS107 74109 dual JK IC 74196 7476 Connection diagram 74LS109 ic 7474 pin diagram 7474 D latch

    CI 7474

    Abstract: CI 7473 ci 7476 7474 D latch CI 74LS76 CI 74107 TTL 74ls76 fairchild 9024 ci 74LS74 74ls107
    Text: FAIRCHILD LOGIC/CONNECTION DIAGRAMS DIGITAL -TTL MASTER/SLAVE EDGE-TRIGGERED D55 9020 D60 9024, 54/74109, 54S/74S109, 54LS/74LS109 ui 9 D UJ 5 -=pi (3 J Q 2 — J SD 0 CP Z o (3 11 4 K Ä 0 Co “LT in > _6 12 CP 3 -0 14 K Co ° 7 o-i- CP 13 —c K Cd °


    OCR Scan     		PDF 54S/74S109, 54LS/74LS109 54H/74H74, 54S/74S74, 54LS/74LS74 54H/74H73, 54LS/74LS279 93L14 54LS/74LS196 54LS/74LS197 CI 7474 CI 7473 ci 7476 7474 D latch CI 74LS76 CI 74107 TTL 74ls76 fairchild 9024 ci 74LS74 74ls107

    7475 D latch

    Abstract: D146 D147 ci 7475 rs latch 74LS109 74LS78 74LS107 74LS114 7475 data latch
    Text: FAIRCHILD LOGIC/CONNECTION DIAGRAMS DIGITAL-TTL D82 54LS/74LS78 D81 54LS/74LS541 V cc |S5| RSj FSI F7| F»l FS1 j b j j j F5I Fä| F I j j j SD SD J Q J C CP Q — e Q 5— 9 CP K >— 12 Q K CD CD LlI l i l LiJ L il L iT I U LzJ Ll I ü ü bsJ QNO 9 3 4 li


    OCR Scan     		PDF 54LS/74LS541 54LS/74LS78 54LS/74LS168, 54LS/74LS169 54LS/74LS490 54LS/74LS373 54LS/74LS374 54LS/74LS256 54LS/74LS279 93L14 7475 D latch D146 D147 ci 7475 rs latch 74LS109 74LS78 74LS107 74LS114 7475 data latch

    pin diagram of 74109

    Abstract: ic 74109
    Text: TYPES SNS41Q9, SN54LS109A, SN74109, SN74LS109A DUAL J -K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR REVISED DECEMBER 1983 Package O ptions Include Both Plastic and Ceram ic Chip Carriers in A ddition to Plastic and Ceramic DIPs. S N 5 4 1 0 9 , S N 5 4 L S 1 0 9 A . . . J OR W PAC KA G E


    OCR Scan     		PDF SNS41Q9, SN54LS109A, SN74109, SN74LS109A pin diagram of 74109 ic 74109

    MA116

    Abstract: pin diagram of 74109
    Text: SN54109, SN54LS109A, SN74109, SN74LS109A DUAL J K POSITIVE-EDGE-TRIGGERED FLIP FLOPS WITH PRESET AND CLEAR D ECEM BER 1983 - Package Options Include Plastic "Sm all O utline" Packages, Ceramic Chip Carriers and Flat Packages, and Plastic and Ceramic DIPs S N 5 4 1 0 9 , S N 5 4 L S 1 0 9 A . . . J OR W PACKAGE


    OCR Scan     		PDF SN54109, SN54LS109A, SN74109, SN74LS109A MA116 pin diagram of 74109

    SN74109

    Abstract: LS109A SN54109 SN54LS109A SN74 SN74LS109A rv101
    Text: SN54109, SN54LS109A, SN74109, SN74LS109A d u a l j k p o sitiv e e d ge -trigge re d flip -flo p s w ith p re se t and c le a r s d l s 037 DECEMBER 1 9 8 3 - • Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers and Flat Packages, and Plastic and Ceramic


    OCR Scan     		PDF sn54109, sn54ls109a, sn74109, sn74ls109a sdls037 SN74109 LS109A SN54109 SN54LS109A SN74 SN74LS109A rv101

    74LS324

    Abstract: 7400 TTL 74LS327 7402, 7404, 7408, 7432, 7400 80C96 74251 multiplexer 74C923 equivalent Flip-Flop 7473 74LS324 equivalent 74C08 equivalent
    Text: N T E ELECTRONICS INC 17E H ^3125=1 G0G513S Q B - o S V. ! - TRANSISTOR-TRANSISTOR LOGIC INCLUDES SERIES 74C CMOS NTE TYPE NO. •DESCRIPTION . 7214 7400 74C00 74H00 74LS00 74S00 3-State Sel/Mlpx Quad 2-Input Pos Quad 2-Input Pos Quad 2-Input Pos Quad 2-Input Pos


    OCR Scan     		PDF G0G513S 74C00 74H00 74LS00 74S00 74H01 74LS01 74C02 74LS02 74S02 74LS324 7400 TTL 74LS327 7402, 7404, 7408, 7432, 7400 80C96 74251 multiplexer 74C923 equivalent Flip-Flop 7473 74LS324 equivalent 74C08 equivalent

    connecting diagram for ic 7432

    Abstract: SIGNETICS 2656 PC4000 pin-out diagram for 7404 IC connecting diagram for ic 7404 8T97B IC 74LS14 for oscillator 7404 inverter pin configuration 7432 or gate ic SIGNETICS 7404 IC
    Text: PRELIMINARY SPECIFICATION DESCRIPTION PC-4000 CABLE AND CONNECTOR ASSEMBLY The Signetics PC-4000 is an emulation of the Signetics 2656, a 40-pin NMOS-LSI sys­ tem memory interface chip. The PC-4000, in circuit board form, offers the engineer a system design aid. By designing with the


    OCR Scan     		PDF PC-4000 40-pin PC-4000, 128X8 8T28B connecting diagram for ic 7432 SIGNETICS 2656 PC4000 pin-out diagram for 7404 IC connecting diagram for ic 7404 8T97B IC 74LS14 for oscillator 7404 inverter pin configuration 7432 or gate ic SIGNETICS 7404 IC

    up down counter using IC 7476

    Abstract: full adder using Multiplexer IC 74151 74154 shift register IC sk 7443 full adder circuit using ic 74153 multiplexer DN 74352 full adder using ic 74138 74183 adder pin function of ic 74390 7478 J-K Flip-Flop
    Text: FUJITSU MICROELECTRONICS FUJITSU 37417bH 0010SÔ3 23E D MB65XXXX MB66XXXX MB67XXXX AV CMOS SERÍES GATE ARRAYS ~ June 1986 Edition 2.0 : T - 4 2 - n - o °i DESCRIPTION S The Fujitsu MB65xxxx/MB66xxxx/MB67xxxx family are a series of high performance CMOS gate arrays designed to provide high


    OCR Scan     		PDF 37417bH 0010S MB65XXXX MB66XXXX MB67XXXX MB65xxxx/MB66xxxx/MB67xxxx MB65xxxx) MB67xxxx) 350AVB S40AVB up down counter using IC 7476 full adder using Multiplexer IC 74151 74154 shift register IC sk 7443 full adder circuit using ic 74153 multiplexer DN 74352 full adder using ic 74138 74183 adder pin function of ic 74390 7478 J-K Flip-Flop

    744040

    Abstract: scx6206 74589 744020 Flip-Flop 7471 744017 744017 counter sn 74373 scx6218 74395
    Text: July 1985 SCX m icroC M O S G ate A rray Fam ily A pplication G uide TABLE OF CONTENTS 1.0 General Description . 2 2.0 Product Features. 2 Enhanced Product Features. . 2


    OCR Scan     		PDF AA32096 744040 scx6206 74589 744020 Flip-Flop 7471 744017 744017 counter sn 74373 scx6218 74395

    744040

    Abstract: 744017 Scx6206 sn 74373 latch 74574 744020 Flip-Flop 7471 74292 74299 universal shift register SCX6218
    Text: July 1985 Jim Semiconductor SCX microCMOS Gate Array Family Application Guide TABLE OF CONTENTS General Description . 2 2.0 Product F eatures. 2.0.1 Enhanced Product Features.


    OCR Scan     		PDF AA32096 744040 744017 Scx6206 sn 74373 latch 74574 744020 Flip-Flop 7471 74292 74299 universal shift register SCX6218

    7408, 7404, 7486, 7432 use NAND gate

    Abstract: JLCC-68 ci 74386 cI 74150 jLCC68 74153 full adder 7402, 7404, 7408, 7432, 7400 74106 sln 7404 LCC-64
    Text: MB65XXXX MB66XXXX MB67XXXX AV CMOS SERIES GATE ARRAYS F U JIT S U June 1986 Edition 2.0 DESCRIPTION The Fujitsu MB65xxxx/M B66xxxx/M B67xxxx family are a series o f high perform ance CMOS gate arrays designed to provide high density, low pow er, and operating speeds th a t are com parable to standard bipolar logic. The A V M 865xxxx series is an ideal


    OCR Scan     		PDF MB65XXXX MB66XXXX MB67XXXX MB65xxxx/MB66xxxx/MB67xxxx M865xxxx) MB67xxxx) MB66xxxx) 350AVB 540AVB 850AVB 7408, 7404, 7486, 7432 use NAND gate JLCC-68 ci 74386 cI 74150 jLCC68 74153 full adder 7402, 7404, 7408, 7432, 7400 74106 sln 7404 LCC-64

    IC 3-8 decoder 74138 pin diagram

    Abstract: full adder using ic 74138 full adder using Multiplexer IC 74151 pin diagram for IC 7483 for 4 bit adder chip and pin diagram of IC 7491 DN 74352 circuit diagram for IC 7483 full adder application of ic 74153 ic 74148 block diagram 74191, 74192, 74193 circuit diagram
    Text: MB65XXXX MB66XXXX MB67XXXX AV CMOS SERIES GATE ARRAYS F U JIT S U June 1986 Edition 1.0 DESCRIPTION The Fujitsu MB65xxxx/MB66xxxx/MB67xxxx family are a series of high performance CMOS gate arrays designed to provide high density, low power, and operating speeds that are comparable to standard bipolar logic. The AV MB65xxxx series is an ideal


    OCR Scan     		PDF MB65XXXX MB66XXXX MB67XXXX MB65xxxx/MB66xxxx/MB67xxxx MB65xxxx) MB67xxxx) MB66xxxx) IC 3-8 decoder 74138 pin diagram full adder using ic 74138 full adder using Multiplexer IC 74151 pin diagram for IC 7483 for 4 bit adder chip and pin diagram of IC 7491 DN 74352 circuit diagram for IC 7483 full adder application of ic 74153 ic 74148 block diagram 74191, 74192, 74193 circuit diagram