Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    640X400 Search Results

    640X400 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    el640 400

    Abstract: EL640.400 planar el640.400 74HC04 EL640 640x400 lcd display
    Text: DIGITAL-LOGIC AG PLANAR EL640.400-CE5 Planar EL640.400-CE5 Model Manufacturer Resolution Number of Colors Technology Interface Filename Bios code Bios/Table version Used Controller Date of adaption Size EL640.400-CE5 Planar 640x400 Mono EL-Mono Digital LC_ELCE5.XXX


    Original     		PDF EL640 400-CE5 640x400 2000mA 200mA 74HC04 el640 400 EL640.400 planar el640.400 640x400 lcd display

    EL640.400 CB1

    Abstract: el640.400-cb1 EL640.400 C3 EL640.400 el640 400 el640.400cb1 el640-400-cb1 EL640.400.cb1 el640400cb1 74HC04
    Text: DIGITAL-LOGIC AG EL640.400-CB1/CB3/C3/CD3 Planar EL640.400-CB1/CB3/C3/CD3 Model Manufacturer Resolution Number of Colors Technology Interface EL640.400CB1/CB3/C3/CD3 Planar 640x400 Mono EL-Mono Digital Filename LC_EL640.XXX Bios code Bios/ Table version Used Controller


    Original     		PDF EL640 400-CB1/CB3/C3/CD3 400CB1/CB3/C3/CD3 640x400 200mA 800mA EL640.400 CB1 el640.400-cb1 EL640.400 C3 EL640.400 el640 400 el640.400cb1 el640-400-cb1 EL640.400.cb1 el640400cb1 74HC04

    Untitled

    Abstract: No abstract text available
    Text: CH7312A Chrontel Advance Information CH7312A DVI HDCP Transmitter Features General Description • The CH7312A is a Display Controller device, which accepts a digital graphics input signal, encodes and transmits data through a DVI link DFP can also be supported with optional


    Original     		PDF CH7312A CH7312A CH7312A-DEF CH7312A-DEF-TR

    Untitled

    Abstract: No abstract text available
    Text: CH7013B-G Chrontel CHRONTEL CHRONTEL CHRONTEL Digital PC to TV Encoder 1. FEATURES 2. GENERAL DESCRIPTION • Universal digital interface accepts YCrCb CCIR601 or 656 or RGB (15, 16 or 24-bit) video data in both non-interlaced and interlaced formats • True scale rendering engine supports underscan


    Original     		PDF CH7013B-G CCIR601 24-bit) CH7013B-GF

    Untitled

    Abstract: No abstract text available
    Text: CH7013B Chrontel CHRONTEL CHRONTEL CHRONTEL Digital PC to TV Encoder 1. FEATURES 2. GENERAL DESCRIPTION • Universal digital interface accepts YCrCb CCIR601 or 656 or RGB (15, 16 or 24-bit) video data in both non-interlaced and interlaced formats • True scale rendering engine supports underscan


    Original     		PDF CH7013B CCIR601 24-bit) CH7013B-DF CH7013B-DF-TR CH7013B-D CH7013B-D-TR

    I2C E2ROM

    Abstract: SmartASIC SmartAsic VGA SD1010 SD1010D 224H-225H 5A0H-69FH 23CH-23DH 24x08
    Text: SmartASIC, Inc. reserves the right to change or modify the information contained herein without notice. It is the customer’s responsibility to ensure OVERVIEW he/she has the most recent revision of the user guide. SmartASIC, Inc. makes no foristhe use of itsversion


    Original     		PDF SD1000 SD1010D I2C E2ROM SmartASIC SmartAsic VGA SD1010 224H-225H 5A0H-69FH 23CH-23DH 24x08

    14 pin LCD monocrome connector

    Abstract: lcd ramdac capacitor bc series 10uf/63V toshiba lcd power board schematic LCD dots toshiba 320X240 LP29 CORE SED1354F hitachi lcd backlight schematic lcd 240 128 ts SED1354
    Text: MF1072-02 ll er s o r e t ri n 54 13 ED Do a M t cs i h p a r S trix G o e C S D LC c Te c i hn a M al l a nu NOTICE No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice.


    Original     		PDF MF1072-02 inte64862355 SED1354 SED1354F0A SED1354F1A SED1354F2A 14 pin LCD monocrome connector lcd ramdac capacitor bc series 10uf/63V toshiba lcd power board schematic LCD dots toshiba 320X240 LP29 CORE SED1354F hitachi lcd backlight schematic lcd 240 128 ts

    Untitled

    Abstract: No abstract text available
    Text: CH7313A Chrontel CH7313A DVI Transmitter FEATURES GENERAL DESCRIPTION • The CH7313A is a Display Controller device, which accepts a digital graphics input signal, encodes and transmits data through a DVI link DFP can also be supported with optional HDCP support. The device accepts one channel of RGB data


    Original     		PDF CH7313A CH7313A 1600x1200 1920x1200 CH7313A-DEF CH7313A-DEF-TR

    schematic diagram cga to vga

    Abstract: cga to vga circuits SCHEMATIC mda VGA CRT MONITOR SCHEMATIC DIAGRAM monochrome TTL sync video CGA to vga SCHEMATIC mda VGA board 82c453 cga to vga hercules PLCC-44 cr16
    Text: 82C453 Ultra VGA Graphics Controller Data Sheet July 1991 Copyright Notice Copyright 1990, 1991 Chips and Technologies, Inc. ALL RIGHTS RESERVED. This manual is copyrighted by Chips and Technologies, Inc. You may not reproduce, transmit, transcribe, store in a retrieval system, or translate into any language or


    Original     		PDF 82C453 160-Pin schematic diagram cga to vga cga to vga circuits SCHEMATIC mda VGA CRT MONITOR SCHEMATIC DIAGRAM monochrome TTL sync video CGA to vga SCHEMATIC mda VGA board 82c453 cga to vga hercules PLCC-44 cr16

    amba ahb master slave sram controller

    Abstract: sharp 640x240 lcd amba ahb master sram controller AMBA AHB memory controller sharp lcd panel 20 pin AMBA AHB DMA 640x200 sharp pixel vhdl 320x240 VHDL LCD 640X200
    Text: Digital Blocks DB9000AHB Semiconductor IP AHB Bus TFT LCD Controller General Description The Digital Blocks DB9000AHB TFT LCD Controller IP Core interfaces a microprocessor and frame buffer memory via the AMBA 2.0 AHB Bus to a TFT LCD panel. In an FPGA, ASIC, or ASSP device, the microprocessor is an ARM processor and


    Original     		PDF DB9000AHB DB9000AHB amba ahb master slave sram controller sharp 640x240 lcd amba ahb master sram controller AMBA AHB memory controller sharp lcd panel 20 pin AMBA AHB DMA 640x200 sharp pixel vhdl 320x240 VHDL LCD 640X200

    320x240 VHDL

    Abstract: sharp 640x240 lcd LCD controller 240x320 DVI VHDL DB9000 fpga TFT altera DB9000AVLN Cyclone TFT DVI verilog DB9000 tft
    Text: Digital Blocks DB9000AVLN Semiconductor IP Avalon Bus TFT LCD Controller General Description The Digital Blocks DB9000AVLN TFT LCD Controller IP Core interfaces a microprocessor and frame buffer memory via the Avalon Bus to a TFT LCD panel. In an Altera FPGA, typically, the microprocessor is a NIOS II processor and frame buffer


    Original     		PDF DB9000AVLN DB9000AVLN DB9000AVLN-DS-V1 320x240 VHDL sharp 640x240 lcd LCD controller 240x320 DVI VHDL DB9000 fpga TFT altera Cyclone TFT DVI verilog DB9000 tft

    Untitled

    Abstract: No abstract text available
    Text: 入 門 簡報型投影機 型號 PG-F320W 快 速 啟 動 設 置 使用說明書 連 接 基 本 操 作 有 用 的 功 能 附 錄 注意 ∑ 請記下並保存好印於投影機底部的型號和 產品序列號碼，以備投影機遺失或被盜時


    Original     		PDF PG-F320W

    Untitled

    Abstract: No abstract text available
    Text: は じ め に データプロジェクター エックス 形 エックスジー ピー 名 （標準ズームレンズ付き） 基 本 的 な 使 い か た XG-P610X エックスジー ピー エックス エヌ XG-P610X-N （レンズ別売） 設 置


    Original     		PDF XG-P610X XG-P610X-N

    SMPTE 296M timing 720p30

    Abstract: stanag 4444 DMT0660 DMT1260G smpte 296m timing 750 pr 8501 b CVT1960D-R 720p25 SMPTE 296M stanag
    Text: Agilent U8101A Display Tester Customizable and Fewer Steps to Test Data Sheet Features Customizable cards to suit testing needs Batch testing of up to five displays simultaneously Thumbnail view of test patterns on large color LCD display Intuitive GUI and hotkeys for quicker


    Original     		PDF U8101A 5989-9117EN SMPTE 296M timing 720p30 stanag 4444 DMT0660 DMT1260G smpte 296m timing 750 pr 8501 b CVT1960D-R 720p25 SMPTE 296M stanag

    toshiba lcd inverter pinout

    Abstract: 20X2 LCD DISPLAY PINOUT FC - 7D 2a2b PHILIps monochrome monitor schematic LCD display 20X2 Philips pixels matrix LCD controller driver PHILIPS colour television schematic project for 2n2222 NEC 0C00 lcd tv inverter board schematic
    Text: Page 3 Epson Research and Development Vancouver Design Center Customer Support Information Comprehensive Support Tools Seiko Epson Corp. provides to the system designer and computer OEM manufacturer a complete set of resources and tools for the development of graphics systems.


    Original     		PDF S1D13505 X23A-G-012-02 V832TM toshiba lcd inverter pinout 20X2 LCD DISPLAY PINOUT FC - 7D 2a2b PHILIps monochrome monitor schematic LCD display 20X2 Philips pixels matrix LCD controller driver PHILIPS colour television schematic project for 2n2222 NEC 0C00 lcd tv inverter board schematic

    CH7307C-DEF

    Abstract: CH7307C ch7307c-def-tr CH7307 1360x1024 veprom MS-026D TLC nand
    Text: CH7307C Chrontel CH7307C DVI Transmitter FEATURES • • • • • • • • • • • ◊ GENERAL DESCRIPTION Digital Visual Interface DVI Transmitter up to 165M pixels/second DVI low jitter PLL DVI hot plug detection Supporting graphics resolutions up to


    Original     		PDF CH7307C CH7307C 1600x1200 1920x1200 48-pin CH7307C-DEF CH7307C-DEF-TR CH7307C-DEF ch7307c-def-tr CH7307 1360x1024 veprom MS-026D TLC nand

    ch7018a-tf

    Abstract: STL 950/3 USC34 5V 2x24 lcd CH7017 CH7017A LODA 330M CCIR-656 1x24-bit
    Text: CH7017/CH7018 Chrontel CH7017/CH7018 TV Encoder / LVDS Transmitter Features 1.0 General Description TV-Out: • VGA to TV conversion supporting up to 1024x768 pixels. • Macrovision 7.1.L1 copy protection support CH7017 only, CH7018 is non- Macrovision™ version .


    Original     		PDF CH7017/CH7018 CH7017/CH7018 1024x768 CH7017 CH7018 CH7017A-TF CH7017A-TF-TR CH7018A-TF CH7018A-TF-TR ch7018a-tf STL 950/3 USC34 5V 2x24 lcd CH7017 CH7017A LODA 330M CCIR-656 1x24-bit

    HDMI TO VGA MONITOR PINOUT

    Abstract: dvi-i to hdmi pinout ch7315 CH7319 1400X1050 742as
    Text: CH7319 Chrontel CH7319 DVI Transmitter with HDCP FEATURES GENERAL DESCRIPTION • The CH7319 is a Chrontel flat panel display product targeted at PC industry. This transmitter accepts a digital RGB graphics input signal stream from the Intel's Serial Digital


    Original     		PDF CH7319 CH7319 CH7319A-TEF CH7319A-TEF-TR HDMI TO VGA MONITOR PINOUT dvi-i to hdmi pinout ch7315 1400X1050 742as

    mda to vga converter

    Abstract: SPC8100 640x400 el display LCD display 640x400 720x350 LCD 640X200 640X200 320X200 cga ega to vga converter vga lcd
    Text: SPC8100 LOW POWER LCD/CRT VGA CONTROLLER • DESCRIPTION The SP C 8100F oa is a single chip m ulti-function Low Power LCD & CRT VG A C ontroller with an integrated RAM DAC and Liquid Crystal Display interface. The controller’s unique architecture allows a fully VGA


    OCR Scan     		PDF SPC8100 SPC8100F 640x480 mda to vga converter SPC8100 640x400 el display LCD display 640x400 720x350 LCD 640X200 640X200 320X200 cga ega to vga converter vga lcd

    SED2000

    Abstract: 141T1 1sv73 jrc 319 ic "D312" D313 circuit diagram SRM2264 sram EG8001
    Text: SEDI 341 F oe CMOS VIDEO - LCD INTERFACE VLI • DESCRIPTION The SED1341 F o e is a VLI (Video-LCD Interface) which converts separate video signals for CRT displays into signals used with dot-matrix Liquid Crystal Displays (LCD). When a sync signal separator and a data separator


    OCR Scan     		PDF SED1341 D1341 SED1341FOE SED1341F oc/SED1341F D-325 SED2000 141T1 1sv73 jrc 319 ic "D312" D313 circuit diagram SRM2264 sram EG8001

    OAK TECHNOLOGY

    Abstract: oti-067 OTI067 OTI-077 oak technology oti 067 cga to vga Hercules Graphics Card oak oti-067 128x48 96x64
    Text: OAK T E C H N O L O G Y INC SSE P • bV E ^ M O S 0 0 0 0 1 7 5 <333 H 0 A K T —T - £ 2 .- 3 3 - if 5 " Oak Technology Inc August 1991 O T T -0 7 7 Extended High Resolution VGA Graphics Controller with 1MByte Video Memory Support DESCRIPTION The OTI-077 is a highly integrated, single chip Extended High Resolution VGA Graphics Controller compatible with


    OCR Scan     		PDF b72T405 00D017S OTT-077 OTI-077 OTI-067. OTT-077 OTI-067, 1024x768 1280x1024 OAK TECHNOLOGY oti-067 OTI067 oak technology oti 067 cga to vga Hercules Graphics Card oak oti-067 128x48 96x64

    schematic diagram cga to vga

    Abstract: DD11D1D SCHEMATIC mda VGA board cga ega vga RAMDAC DIP BT477 TTL sync video CGA to vga schematic diagram cga to vga circuit convert ega to vga I334 cga to vga
    Text: UM•■ ■■• ■■ ■■ai i v a n i r à 82C453 Ultra VGA Graphics Controller ■ High Performance VRAM VGA optimized for 800x600 and 1024x768, 16 and 256 color, display resolutions interlaced/non-interlaced ■ 4 VRAMs (256Kx4) support all Super VGA


    OCR Scan     		PDF 82C453 800x600 1024x768, 256Kx4) 1024x768 160-Pin G011GHD schematic diagram cga to vga DD11D1D SCHEMATIC mda VGA board cga ega vga RAMDAC DIP BT477 TTL sync video CGA to vga schematic diagram cga to vga circuit convert ega to vga I334 cga to vga

    OTI-087

    Abstract: OTI-068 80386dx memory interfacing TL016 80386 chipset CHIPset for 80286 128x48 486 system bus 80386DX 80486
    Text: OAK T E C HN O LO f i Y INC ¡¡¡¡E » • bTS^HOS 0000201 SSS »OAKT OAK TECHNOLOGY INC System Solutions in Silicon PRODUCT OVERVIEW O T I-0 8 7 LOCAL BUS VGA GRAPHICS CONTROLLER DESCRIPTION The OTI-OS7 is a highly integrated, single chip Local Bus Color Graphics Controller compatible with the IBM VGA standard.


    OCR Scan     		PDF 0000api OTI-087 OTI-087 24-bit 640x480 1024x768 1280x1024 I016n, OTI-068 80386dx memory interfacing TL016 80386 chipset CHIPset for 80286 128x48 486 system bus 80386DX 80486

    Untitled

    Abstract: No abstract text available
    Text: Intel. InteI/40 Graphics Accelerator Datasheet Release Date: April, 1998 Order Number: 2^06 :8-00:^ Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual


    OCR Scan     		PDF InteI/40â 04565-001-Sao USA/0498/LMA