Untitled
Abstract: No abstract text available
Text: LMU557/558 8 x 8-bit Parallel Multiplier FEATURES DESCRIPTION □ 60 ns W orst-C ase M u ltiply Tim e The L MU 5 5 7 and LMU5 5 8 are high speed, low pow er 8-bit parallel m ultipliers. T hey are p in for pin equivalents w ith 54S557 and 54S558 type m ultipliers. Full m ilitary am bi
|
OCR Scan
|
PDF
|
LMU557/558
40-pin
54S557
54S558
558in
LMU558PC60
LMU558CC60
LMU558CM70
MIL-STD-883
|
"Pin for Pin"
Abstract: LMU557 B-739 LMU558DC U-558D
Text: LMU557/558 8 x 8-bit Parallel Multiplier Features Description □ 60 ns worst-case multiply time The LMU557 and LMU558 are 8-bit parallel multipliers with high speed and low power operation. They are pin for pin equivalents with 54S557 and 54S558 type multipliers. Full
|
OCR Scan
|
PDF
|
Am25S557/558
54S557/558
MIL-STD883,
40-pin
LMU557/558
LMU557
LMU558DM70
LMU558DM
"Pin for Pin"
B-739
LMU558DC
U-558D
|
Untitled
Abstract: No abstract text available
Text: LMU557/558 8 x 8-bit Parallel Multiplier Features_ Description_ □ 60 ns worst-case multiply time The LMU557 and LMU558 are 8-bit parallel multipliers with high speed and low power operation. They are pin for pin equivalents with 54S557
|
OCR Scan
|
PDF
|
LMU557/558
LMU557
LMU558
54S557
54S558
Am25S557/558
54S557/558
MIL-STD883,
40-pin
|
Untitled
Abstract: No abstract text available
Text: LOGIC DEVICES INC 5 aE D • SSbS^QS 0001211 4 ■ _ T - 9 3 -07 LMU557/558 8 x 8-bit Parallel Multiplier ! DESCRIPTION FEATURES The LMU557 and LMU558 are 8-bit parallel multipliers with high speed and low power operation. They are
|
OCR Scan
|
PDF
|
LMU557/558
LMU557
LMU558
54S557
54S558
Am25S557/558
54S557/558
MIL-STD883,
S97/9-A
|
e4o3
Abstract: LMU558CMB70 55B5 LMU557CC60 LM-1155 R1519
Text: LMU557/558 8 x 8-bit Parallel Multiplier FEATURES DESCRIPTION □ 60 ns Worst-Case Multiply Time □ Low Power CMOS Technology □ R eplaces A m 2 5 S 5 5 7 /5 5 8 , 5 4 S 5 5 7 /5 5 8 □ Fully Combinatorial, No Clocks Required The LMU557 and LMU558 are high
|
OCR Scan
|
PDF
|
LMU557/558
Am25S557/558
54S557/558
MIL-STD-883,
40-pin
LMU557
LMU558
54S557
54S558
e4o3
LMU558CMB70
55B5
LMU557CC60
LM-1155
R1519
|
half adder ic number
Abstract: 74S95 binary multiplier by repeated addition 74s657 ic number of half adder 74S958 558s 8x8 bit binary multiplier where we used half adder circuit with circuit diagram S2316
Text: 8x8 High Speed Schottky M ultipliers SN54/74S557 SN54/74S558 Featu res/ Benefits • Industry-standard • Multiplies two 8 x8 8 -bit multiplier numbers; gives 16-bit result • Cascadable; 56x56 fully-parallel multiplication uses only 34 multipliers for the most-significant half of the product
|
OCR Scan
|
PDF
|
SN54/74S557
SN54/74S558
54S557,
54S558
16-bit
74S557,
74S558
56x56
16x16-bit
half adder ic number
74S95
binary multiplier by repeated addition
74s657
ic number of half adder
74S958
558s
8x8 bit binary multiplier
where we used half adder circuit with circuit diagram
S2316
|
r16i
Abstract: 54S558
Text: LOGIC DEVICES INC TS DEJ S S b S T Q S ODGQlfiS fi | 5-07 8 x 8 bit parallel multipliers lm u 557/ lm u 558 general inform ation features The LMU557 and LMU558 are 8-bit parallel sign bit for all except the - 2 s * ( - 2 8) multipliers with high speed and low power case, which will cause overflow if the result
|
OCR Scan
|
PDF
|
lmus57/lmu558
LMU557
LMU558
54S557
54S558
16-bit
40-PIN
r16i
|