Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    54LS7 Search Results

    54LS7 Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    54LS76A/BEA Rochester Electronics LLC 54LS76 - FLIP-FLOP, JK, DUAL, NEGATIVE EDGE-TRIGGERED - Dual marked (M38510/30110BEA) Visit Rochester Electronics LLC Buy
    SNJ54LS74AJ Texas Instruments Dual D-type Positive-Edge-Triggered Flip-Flops With Preset And Clear 14-CDIP -55 to 125 Visit Texas Instruments Buy
    SN54LS73AJ Texas Instruments Dual J-K Flip-Flops With Clear and 3-state Outputs 14-CDIP -55 to 125 Visit Texas Instruments
    SNJ54LS74AFK Texas Instruments Dual D-type Positive-Edge-Triggered Flip-Flops With Preset And Clear 20-LCCC -55 to 125 Visit Texas Instruments Buy
    SNJ54LS75W Texas Instruments 4-Bit Bistable Latches 16-CFP -55 to 125 Visit Texas Instruments Buy
    SF Impression Pixel

    54LS7 Price and Stock

    Texas Instruments SNJ54LS74AFK

    DUAL D-TYPE POSITIVE-EDGE-TRIGGE
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey SNJ54LS74AFK Tube 1 1
    • 1 $13.07
    • 10 $13.07
    • 100 $13.07
    • 1000 $13.07
    • 10000 $13.07
    		Buy Now

    Texas Instruments SN54LS75J

    4-BIT BISTABLE LATCHES 16-CDIP -
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey SN54LS75J Tube
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Buy Now
    Bristol Electronics SN54LS75J 47
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Get Quote

    Texas Instruments SN54LS76AJ

    DUAL J-K FLIP-FLOPS WITH PRESET
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey SN54LS76AJ Tube
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Buy Now
    Bristol Electronics SN54LS76AJ 3
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Get Quote
    Component Electronics, Inc SN54LS76AJ 7
    • 1 $11.54
    • 10 $11.54
    • 100 $8.65
    • 1000 $7.5
    • 10000 $7.5
    		Buy Now

    Texas Instruments SN54LS74AJ

    DUAL D-TYPE POSITIVE-EDGE-TRIGGE
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey SN54LS74AJ Tube
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Buy Now
    Component Electronics, Inc SN54LS74AJ 2
    • 1 $6.15
    • 10 $6.15
    • 100 $4.62
    • 1000 $4
    • 10000 $4
    		Buy Now
    Win Source Electronics SN54LS74AJ 1,975
    • 1 -
    • 10 $13.112
    • 100 $10.653
    • 1000 $10.653
    • 10000 $10.653
    		Buy Now

    Texas Instruments SN54LS73AJ

    DUAL J-K FLIP-FLOPS WITH CLEAR A
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey SN54LS73AJ Tube
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Buy Now
    Win Source Electronics SN54LS73AJ 82
    • 1 -
    • 10 $13.2572
    • 100 $10.7714
    • 1000 $10.7714
    • 10000 $10.7714
    		Buy Now
    Find more 54LS7 price and stock on Findchips.com

    54LS7 Datasheets (59)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    54LS716/BFAJC Unknown Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. Historical PDF
    54LS716M/B2AJC Unknown Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. Historical PDF
    54LS718/BEAJC Unknown Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. Historical PDF
    54LS718/BFAJC Unknown Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. Historical PDF
    54LS718M/B2AJC Unknown Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. Historical PDF
    54LS719/BEAJC Unknown Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. Historical PDF
    54LS719/BFAJC Unknown Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. Historical PDF
    54LS73 Fairchild Semiconductor Full Line Condensed Catalogue 1977 Scan PDF
    54LS73 Raytheon Dual J-K Negative-Edge-Triggered Flip-Flops Scan PDF
    54LS73A/BCAJC Unknown Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. Historical PDF
    54LS73A/BDAJC Unknown Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. Historical PDF
    54LS73AM/B2AJC Unknown Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. Historical PDF
    54LS73DM Fairchild Semiconductor Dual JK Flip-Flop Scan PDF
    54LS73FM Fairchild Semiconductor Dual JK Flip-Flop Scan PDF
    54LS74 National Semiconductor Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear and Complementary Outputs Original PDF
    54LS74 Fairchild Semiconductor Full Line Condensed Catalogue 1977 Scan PDF
    54LS74 Raytheon Dual D-Type Positive-Edge-Triggered Flip-Flop Scan PDF
    54LS74A Unknown 54LS74A Original PDF
    54LS74A/BCAJC Unknown Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. Historical PDF
    54LS74A/BDAJC Unknown Historical semiconductor price guide (US$ - 1998). From our catalog scanning project. Historical PDF

    54LS7 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    DM74LS74A

    Abstract: No abstract text available
    Text: 54LS74,54LS74A,DM74LS74A 54LS74 54LS74A DM74LS74A Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear and Complementary Outputs Literature Number: SNOS313A 54LS74 54LS74A DM74LS74A Dual Positive-Edge-Triggered D Flip-Flops with Preset Clear and Complementary Outputs


    Original     		PDF 54LS74 DM54LS74A DM74LS74A DM74LS74A SNOS313A

    m38510/06301

    Abstract: M38510-06302 m38510 m38510/20702 M38510/00801 M38510/00104 m38510/01201 M38510/20802 82S62 M38510/01302
    Text: JAN/SMD Devices JAN/SMD Source JAN/SMD Source JAN/SMD Source M38510/00101 5430 M38510/07701 54S138 M38510/31512 54LS163A M38510/00102 5420 M38510/07702 54S139 M38510/31601 54LS75 M38510/00103 5410 M38510/07801 54S181 M38510/31603 54LS259 M38510/00104 5400


    Original     		PDF M38510/00101 M38510/07701 54S138 M38510/31512 54LS163A M38510/00102 M38510/07702 54S139 M38510/31601 54LS75 m38510/06301 M38510-06302 m38510 m38510/20702 M38510/00801 M38510/00104 m38510/01201 M38510/20802 82S62 M38510/01302

    Untitled

    Abstract: No abstract text available
    Text: 54LS74 54LS74A DM74LS74A Dual Positive-Edge-Triggered D Flip-Flops with Preset Clear and Complementary Outputs General Description This device contains two independent positive-edge-triggered D flip-flops with complementary outputs The information on the D input is accepted by the flip-flops on the positive going edge of the clock pulse The triggering occurs at a


    Original     		PDF 54LS74 DM54LS74A DM74LS74A

    LS 7475

    Abstract: C4408
    Text: SN5475, SN5477, 54LS75, 54LS77. SN7475, SN74LS75 4 BIT BISTABLE LATCHES MAR CH 1 9 7 4 - each latch (TOP VIEW) OUTPUTS INPUTS REVISED M A R C H 1 9 8 8 SN 5475 , SN 54LS75 . . . J OR W PACKAGE S N 7475 . . . N PACKAGE SN 74LS 75 . . . D O R N PACKAGE


    OCR Scan     		PDF SN5475, SN5477, SN54LS75, SN54LS77. SN7475, SN74LS75 54LS75 SN54LS77 LS 7475 C4408

    SN 5477

    Abstract: No abstract text available
    Text: TYPES SN5475, SN5477, SN54L75, SN54L77, 54LS75, 54LS77, SN7475, SN74LS75 4-BIT BISTABLE LATCHES M A R C H 1 9 7 4 - R E V IS E D D E C E M B E R 1 9 8 3 S N 5475, SN 54LS75 . . J OR W PACKAGE S N 54L75 . . . J PACKAGE S N 7475 . . . J OR N PACKAGE SN74LS75 . , . D, J OR N PACKAGE


    OCR Scan     		PDF SN5475, SN5477, SN54L75, SN54L77, SN54LS75, SN54LS77, SN7475, SN74LS75 54LS75 54L75 SN 5477

    Untitled

    Abstract: No abstract text available
    Text: M M O T O R O L A M ilita ry 54LS 73A Dual J-K Flip-Flop W ith C lear ELECTRICALLY TESTED PER: MIL-M-38510/30101 M P O /////// The 54LS73A offers individual J, K, clear, and clock inputs. These dual flip-flops are designed so that when the clock goes HIGH, the inputs


    OCR Scan     		PDF MIL-M-38510/30101 54LS73A

    Untitled

    Abstract: No abstract text available
    Text: g Military 54LS75 MOTOROLA 4-Bit Bistable Latch With Q and Q ELECTRICALLY TESTED PER: MIL-M-38510/31601 M The 54LS75 is a 4-Bit D-Type Latch for use as temporary storage for binary information between processing limits and input/output or indicator units. Information present at the data (D) input is transferred to


    OCR Scan     		PDF 54LS75 MIL-M-38510/31601 54LS75 JM38510/31601BXA S4LS75/BXAJulse 1N3064

    Untitled

    Abstract: No abstract text available
    Text: M MOTOROLA M ilitary 5 4 LS 7 3 A Dual J-K Flip-Flop With Clear ELECTRICALLY TESTED PER: MIL-M-38510/30101 The 54LS73A offers individual J, K, clear, and clock inputs. These dual flip-flops are designed so that w hen the clock goes HIGH, the inputs are enabled and data will be accepted. The logic of the J and K inputs may


    OCR Scan     		PDF MIL-M-38510/30101 54LS73A JM38510/30101BXA 54LS73A/BXAJC 54LS113A

    Untitled

    Abstract: No abstract text available
    Text: M M ilita ry 5 4 L S 7 1 8 MOTOROLA P rogram m able Binary Counter MPO mini ELECTRICALLY TESTED PER: 54LS718 These monolithic devices are programmable, cascadable, moduloN-counters. The 54LS716 can be programmed to divide by any number (N) from 0 through 9, 54LS718 from 0 through 15.


    OCR Scan     		PDF MPG54LS718 54LS716 theL54LS718

    MA3232

    Abstract: MAX7845
    Text: <8 > MOTOROLA M ilitary 54LS716 Programmable Decade Counter MPO ELECTRICALLY TESTED PER: 54LS716 These monolithic devices are programmable, cascadable, modulo-N-counters. The 54LS716 can be programmed to divide by any number N from 0 through 9, the 54LS718 from 0 through 15.


    OCR Scan     		PDF 54LS716 MPG54LS716 54LS716 54LS718 MA3232 MAX7845

    Untitled

    Abstract: No abstract text available
    Text: M ilita ry 54L S 75 MOTOROLA. 4-B it B istable L atch W ith Q and Q MPO unm ELECTRICALLY TESTED PER: MIL-M-38510/31601 The 54LS75 is a 4-Bit D-Type Latch for use as temporary storage for binary information between processing limits and input/output or indicator units. Information present at the data D input is transferred to


    OCR Scan     		PDF MIL-M-38510/31601 54LS75 JM38510/31601BXA 54LS75/BXAJC

    Untitled

    Abstract: No abstract text available
    Text: ^ M O T O R O L A M ilitary 5 4 LS7 4 A D u a l D -Type Flip-Flop W ith C le a r and P reset ELECTRICALLY TESTED PER: MIL-M-38510/30102 The 54LS74A dual e dg e -trig ge re d flip -flo p u tilizes S chottky TTL c irc u i­ try to produce high-speed D -type flip -flo p s . Each flip -flo p has in d iv id u a l


    OCR Scan     		PDF MIL-M-38510/30102 54LS74A

    DM74LS74AN

    Abstract: No abstract text available
    Text: LS74A National ÉSA Semiconductor 54LS74/54LS74A/DM74LS74A Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear and Complementary Outputs General Description violated. A low logic level on the preset or clear inputs will set or reset the outputs regardless of the logic levels of the


    OCR Scan     		PDF 54LS74/DM54LS74A/DM74LS74A DM74LS74AN

    Untitled

    Abstract: No abstract text available
    Text: M M O T O R O L A M ilitary 54LS75 4 -B it B istable _ Latch W ith Q and Q ELECTRICALLY TESTED PER: MIL-M-38510/31601 M PO The 54LS75 is a 4-Bit D -Type Latch fo r use as te m p o ra ry sto ra g e fo r b in a ry in fo rm a tio n betw een processing lim its and in p u t/o u tp u t o r in d i­


    OCR Scan     		PDF 54LS75 MIL-M-38510/31601 54LS75

    DM74LS74AN

    Abstract: 54LS74 54LS74DMQB 54LS74FMQB 54LS74LMQB DM54LS74AJ DM54LS74AW DM74LS74AM E20A 074d
    Text: June 1989 54LS74/54LS74A/DM74LS74A Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear and Complementary Outputs General Description This device contains two independent positive-edge-trig­ gered D flip-flops with complementary outputs. The informa­


    OCR Scan     		PDF 54LS74/DM54LS74A/DM74LS74A DM74LS74AN 54LS74 54LS74DMQB 54LS74FMQB 54LS74LMQB DM54LS74AJ DM54LS74AW DM74LS74AM E20A 074d

    at 6462 ram

    Abstract: No abstract text available
    Text: MOTOROLA Military 54LS718 P ro g ram m ab le B in ary C o u n ter ELECTRICALLY TESTED PER: 54LS718 T h e se m o n o lith ic d evice s are p ro g ram m ab le , cascad ab le , moduloN -counters. T h e 5 4LS 71 6 can be p ro gram m ed to d ivid e by an y nu m b er


    OCR Scan     		PDF 54LS718 MPG54LS718 4LS71 at 6462 ram

    smd 6 pin als

    Abstract: No abstract text available
    Text: MOTOROLA Military 54LS716 P ro g ram m ab le D ecade C o u n ter ELECTRICALLY TESTED PER: 54LS716 These m o n o lith ic devices are p ro g ra m m a b le , cascadable, m o d u lo N -counters. The 54LS716 can be p ro g ra m m e d to d ivid e by a ny n u m b e r


    OCR Scan     		PDF 54LS716 MPG54LS716 54LS716 54LS718 smd 6 pin als

    Untitled

    Abstract: No abstract text available
    Text: MOTOROLA Military 54LS76 A Dual J-K Flip-Flop With Clear and Preset ELECTRICALLY TESTED PER: MIL-M-38510/30110 The 54LS76A offers individual J , K, Clock Pulse, Direct Set and Direct Clear inputs. These dual flip-flops are designed so that when the clock goes HIGH, the inputs are enabled and data w ill be accepted. The logic


    OCR Scan     		PDF MIL-M-38510/30110 54LS76A 54LS76

    MAX7845

    Abstract: 54LS716
    Text: M OTOROLA Military 54LS716 Programmable Decade Counter HPO lllllll ELE C TR IC A LLY TESTED PER: M PG 54LS716 These monolithic devices are programmable, cascadable, modulo-N-counters. The 54LS716 can be programmed to divide by any number N from 0 through 9, the 54LS718 from 0 through 15.


    OCR Scan     		PDF 54LS716 54LS716 54LS718 MAX7845

    Untitled

    Abstract: No abstract text available
    Text: 5477 54LS77 DESCRIPTION LOGIC SYMBOL FEATURES The “ 7 7 " is a Dual 2-Bit D -Latch offe re d in a 14-Pin fla t pack. Two Enable inputs are pro­ vided; each con trols tw o latches. When the Enable E is HIGH, inform ation present at a Data (D ) input is tra nsferred to th e Q o u t­


    OCR Scan     		PDF 54LS77 14-Pin

    54ls75

    Abstract: No abstract text available
    Text: Signetics 54LS75 Latch Quad Bistable Latch Product Specification Military Logic Products FEATURES • 4-bit bistable latch ORDERING INFORMATION DESCRIPTION ORDER CODE DESCRIPTION 16-Pin Ceramic DIP 54LS75/BEA The 54LS75 has four bistable latches. Each 2-bit latch is controlled by an active


    OCR Scan     		PDF 54LS75 54LS75 16-Pin 54LS75/BEA 54LS75/BFA 54LS75/B2A 54LSXXX 500ns

    Untitled

    Abstract: No abstract text available
    Text: & June 1989 54LS74/54LS74A/DM74LS74A Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear and Complementary Outputs General Description This device contains two independent positive-edge-trig­ gered D flip-flops with complementary outputs. The informa­


    OCR Scan     		PDF 54LS74/DM54LS74A/DM74LS74A

    circuit diagram with IC 7476

    Abstract: 74LS76A logic diagram of ic 7476 IC 7476 JK
    Text: SN5476, 54LS76A, SN7476, SN74LS76A DUAL J K FLIP FLOPS WITH PRESET AND CLEAR DECEMBER 1 9 8 3 • Package Options Include Plastic and Ceramic OIPs and Ceramic Flat Packages • Dependable Texas Instruments Quality and Reliability SN 5476. SN 54LS76A . . . J PACKAGE


    OCR Scan     		PDF SN5476, SN54LS76A, SN7476, SN74LS76A 54LS76A 74LS76A circuit diagram with IC 7476 74LS76A logic diagram of ic 7476 IC 7476 JK

    Untitled

    Abstract: No abstract text available
    Text: M MOTOROLA Military 54LS76A Dual J-K Flip-Flop With Clear and Preset ELECTRICALLY TESTED PER: MIL-M-38510/30110 M The 54LS76A offers individual J, K, Clock Pulse, Direct Set and Direct Clear inputs. These dual flip-flops are designed so that when the clock goes HIGH, the inputs are enabled and data will be accepted.


    OCR Scan     		PDF 54LS76A MIL-M-38510/30110 54LS76A JM38510/30110BXA 54LS76A/BXAJC 54LS112A