54967ASP Search Results

Untitled

Abstract: No abstract text available
Text: DESCRIPTION PIN CONFIGURATION The 54967ASP is a semiconductor integrated circuit con­ VIEW PACKAGE 20-PIN SHRINK DIP sisting of an oxide-film separated E C L /I2L PLL frequency TEST INPUT J E S T synthesizer. A prescaler and PLL capable of operating at a