MT8LSDT3264HG
Abstract: 0118-B 10EB2 0118B MT16LD464AG dram 72-pin simm 256mb simm 256mb
Text: Micron Memory DRAM Module Reference Guide Density 4MB 4MB 4MB 8MB 8MB 8MB 8MB 8MB 16MB 16MB 16MB 16MB 16MB 32MB 32MB 32MB 32MB 32MB 32MB 32MB 32MB 32MB 64MB 64MB 64MB 64MB 64MB 64MB 128MB 128MB 128MB 256MB 256MB Description SS 1 Meg x 32 Gold SIMM/Tin SIMM
|
Original
|
PDF
|
128MB
256MB
ODIM18
MT8VR12818AG
512MB
MT16VR25616AG
MT8LSDT3264HG
0118-B
10EB2
0118B
MT16LD464AG
dram 72-pin simm 256mb
simm 256mb
|
vram dual port
Abstract: CS10 dual port v-ram VRAM C511
Text: Designing with 4Mb VRAM Applications Note Designing with 4Mb VRAM Introduction Memory buffers designed with Video RAM VRAM will outperform similar DRAM based designs for a variety of applications, from graphics frame buffers to data communications and networking. The
|
Original
|
PDF
|
256Kx16.
vram dual port
CS10
dual port v-ram
VRAM
C511
|
8mb DIMM 100-pin
Abstract: 100-pin dimm MT2LSDT132UG-10 MT2LSDT132UG-8 MT4LSDT232UDG-10 MT4LSDT232UDG-8 DQ965
Text: 4MB, 8MB x32 SDRAM DIMMs MT2LSDT132U - 4MB MT4LSDT232UD - 8MB SYNCHRONOUS DRAM MODULE For the latest data sheet, please refer to the Micronâ Web site: www.micron.com/moduleds Features Figure 1: 100-Pin DIMM (MO–161) • JEDEC pinout in a 100-pin, dual in-line memory
|
Original
|
PDF
|
MT2LSDT132U
MT4LSDT232UD
100-Pin
100-pin,
09005aef80948ad4
2x32UDG
8mb DIMM 100-pin
100-pin dimm
MT2LSDT132UG-10
MT2LSDT132UG-8
MT4LSDT232UDG-10
MT4LSDT232UDG-8
DQ965
|
pd16m
Abstract: A7B1 A10B1 A8b2 DM4M a0b1 U16-31 A6B1 U32A1 U34-36
Text: Enhanced Memory Systems Inc. Features DM4M32SJ 4Mb x 32 Enhanced DRAM SIMM Product Specification Architecture The DM4M32SJ achieves 4Mb x 32 density by mounting 32 4M x 1 EDRAMs, packaged in 28-pin plastic SOJ packages on both sides of the multilayer substrate. Four buffers
|
Original
|
PDF
|
DM4M32SJ
DM4M32SJ
28-pin
C32-33
pd16m
A7B1
A10B1
A8b2
DM4M
a0b1
U16-31
A6B1
U32A1
U34-36
|
SRAM 256KB 6ns
Abstract: DRAMs edo dram 50ns 72-pin simm 2mb 72-pin simm ibm comp 128m simm 72 pin 64mb edo dram simm 64mb 72-pin simm
Text: D RAM Numbe ring Numbering Page 1 Contents IBM bb cc dd e f gg h - jj cc Index bb Product Family Density 01 03 DRAM SDRAM 4 5 16 17 18 64 65 66 4Mb, Normal Addressing 10/10, 10/9, 9/9 4Mb, Alternate Addressing (10/8) 16Mb, 4K Refresh 16Mb, 2K Refresh 16Mb, 1K Refresh
|
Original
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: ate c.co m conga-BS67 High Performance COM Express Formfactor Formfactor COM Express Basic, 95 x 125 mm , Type II Connector Layout CPU Intel® Core™ i7-2655LE, 2.20 GHz, (32 nm process, 4MB cache, 1333 MHz, TDP 25 W) Intel® Core™ i7-2610UE, 1.50 GHz, (32 nm process, 4MB cache, TDP 17 W)
|
Original
|
PDF
|
conga-BS67
i7-2655LE,
i7-2610UE,
i3-2340UE,
|
PIN DIAGRAM OF 80186
Abstract: DRAM Refresh Control with the 80186 80188 80c188 application note intel 80c188 80C186 80C188 DP8430V DP8431V DP8432V DP8430
Text: SUPPORT COMPONENTS NATIONAL SEMICONDUCTOR DP843x Programmable DRAM Controllers • ■ ■ ■ ■ ■ Supports Nibble, Page, and Static Column DRAMs 33 MHz Operation Dual Access Ports DP8432 only Addresses Up to 4MB DRAM Arrays Supports Up to 4MB DRAMs
|
Original
|
PDF
|
DP843x
DP8432
DP8430V/31V/32V
DP8432V
DP8430/31/32
80C186,
80C186XL/EA/EB/EC,
80L186EA/EB/EC,
80C188,
PIN DIAGRAM OF 80186
DRAM Refresh Control with the 80186 80188
80c188 application note
intel 80c188
80C186
80C188
DP8430V
DP8431V
DP8430
|
MT48LC1M16A1TG
Abstract: No abstract text available
Text: 1, 2 MEG x 32 SDRAM DIMMs SYNCHRONOUS DRAM MODULE MT2LSDT132U, MT4LSDT232UD For the latest data sheet, please refer to the Micron Web site: www.micronsemi.com/datasheets/datasheet.html FEATURES PIN ASSIGNMENT Front View 100-Pin DIMM (H-3; 4MB) (H-4; 8MB)
|
Original
|
PDF
|
MT2LSDT132U,
MT4LSDT232UD
100-Pin
100-pin,
MT48LC1M16A1TG
|
IS41C16256C-35TLI
Abstract: IS41C16256C
Text: IS41C16256C IS41LV16256C ADVANCED INFORMATION APRIL 2010 256Kx16 4Mb DRAM WITH EDO PAGE MODE FEATURES DESCRIPTION • TTL compatible inputs and outputs • Refresh Interval: 512 cycles/8 ms • Refresh Mode : RAS-Only, CAS-before-RAS CBR , and Hidden • JEDEC standard pinout
|
Original
|
PDF
|
IS41C16256C
IS41LV16256C
256Kx16
IS41C16256C)
IS41LV16256C)
IS41C/LV16256C
16-bit
400-mil
IS41C16256C-35TLI
IS41C16256C
|
vga to s-video ic
Abstract: 8-bit VGA ramdac Composite Video to VGA decoder ITU-BT601 PIP VIDEO ENCODER ic Composite Video to VGA internet filter ic vga to scart ic rgb to vga RGB to composite video
Text: Support Components IGST, Inc. CyberPro2010 Multimedia Graphics Accelerator/ Enhanced Digital TV Encoder Features ◆ ◆ ◆ Graphics - 64-bit GUI - 200 MHz RAMDAC - Dual clock - Supports EDO DRAM from 1MB up to 4MB - Shadow registers provide complete compatibility for
|
Original
|
PDF
|
CyberPro2010
64-bit
CyberPro2010
BT656/601
vga to s-video ic
8-bit VGA ramdac
Composite Video to VGA decoder
ITU-BT601
PIP VIDEO ENCODER
ic Composite Video to VGA
internet filter
ic vga to scart
ic rgb to vga
RGB to composite video
|
WCMC4008V9B-70BVI
Abstract: WCMC4008V9B-55BVI
Text: ADVANCE INFORMATION WCMC4008V9B 4Mb 512K x 8 Pseudo Static RAM Features • • • • • • • power-down feature tht reduces power consumption dramatically when deselected. Writing to the device is accomplished by taking Chip Enable One (CE1) and Write Enable (WE)
|
Original
|
PDF
|
WCMC4008V9B
I/O15)
CYK128K16SCCAU
WCMC4008V9B-70BVI
WCMC4008V9B-55BVI
|
r3081
Abstract: R3051 EEPROM 16MB IEEE ethernet 803.2 R3081E 79S381 IDT79S381 R3052 IDT-R3081 IEEE 803.2 ethernet
Text: R3081 EVALUATION KIT IDT79S381 Integrated Device Technology, Inc. FEATURES: DESCRIPTION: • Complete 33MHz RISC System Board • Supports R3081 , R3052 , R3051 , R3041 CPUs • Includes: - R3081 CPU, with R3041, R3051 and R3071 samples - 2MB interleaved DRAM, expandable to 4MB, 8MB,
|
Original
|
PDF
|
R3081TM
IDT79S381
33MHz
R3081TM
R3052TM
R3051TM
R3041TM
R3081
R3041,
R3051
EEPROM 16MB
IEEE ethernet 803.2
R3081E
79S381
IDT79S381
R3052
IDT-R3081
IEEE 803.2 ethernet
|
IS41C16257C
Abstract: IS41LV16257C-35KL IS41LV16257C IS41LV16257C-35KLI
Text: IS41C16257C IS41LV16257C 256Kx16 4Mb DRAM WITH FAST PAGE MODE FEATURES • • • • • • • • • Fast access and cycle time TTL compatible inputs and outputs Refresh Interval: 512 cycles/8 ms Refresh Mode: RAS-Only, CAS-before-RAS CBR , and Hidden
|
Original
|
PDF
|
IS41C16257C
IS41LV16257C
256Kx16
IS41C16257C)
IS41LV16257C)
IS41C16257C/IS41LV16257C
16-bit
IS41C16257C-35KLI
IS41C16257C-35TLI
400-mil
IS41C16257C
IS41LV16257C-35KL
IS41LV16257C
IS41LV16257C-35KLI
|
IS41LV16257C
Abstract: iS41C16257C
Text: IS41C16257C IS41LV16257C 256Kx16 4Mb DRAM WITH FAST PAGE MODE JANUARY 2013 FEATURES DESCRIPTION • TTL compatible inputs and outputs; tri-state I/O • Refresh Interval: 512 cycles/8 ms • Refresh Mode: RAS-Only, CAS-before-RAS CBR , and Hidden • JEDEC standard pinout
|
Original
|
PDF
|
IS41C16257C
IS41LV16257C
256Kx16
IS41C16257C)
IS41LV16257C)
IS41LV16257C
16-bit
|
|
IS41LV16256C
Abstract: IS41C16256C
Text: IS41C16256C IS41LV16256C 256Kx16 4Mb DRAM WITH EDO PAGE MODE JANUARY 2013 FEATURES DESCRIPTION • TTL compatible inputs and outputs; tri-state I/O • Refresh Interval: 512 cycles/8 ms • Refresh Mode : RAS-Only, CAS-before-RAS CBR , and Hidden • JEDEC standard pinout
|
Original
|
PDF
|
IS41C16256C
IS41LV16256C
256Kx16
IS41C16256C)
IS41LV16256C)
IS41LV16256C
16-bit
|
U14A3
Abstract: No abstract text available
Text: Enhanced IV f e m o iy S y s te m s DM4M32SJ 4Mb x 32 Enhanced DRAM SIMM In c . Product Specification Features A rchitecture The DM4M32SJ achieves 4Mb x 32 density by mounting • Integrated 2,048 x 32 SRAM Cache Row Register Allows 12ns Access Random Reads Within the Page
|
OCR Scan
|
PDF
|
DM4M32SJ
DM4M32SJ
28-pin
U14A3
|
HYC532100
Abstract: 4MX16 2MX32 8MX16 DRAM 1M X 8
Text: TABLE OF CONTENTS 1. INDEX Table of Contents. 2. FLASH CARD DATA SHEET FLASH M EM ORY CARD ORDERING INFORMATION HYCFL001 HYCFL002 HYCFLF16004 HYCFLF16008 1MB 2MB 4MB 8 MB . 3 512Kx8based .5
|
OCR Scan
|
PDF
|
HYCFL001
HYCFL002
HYCFLF16004
HYCFLF16008
512Kx8based
HYC532100
HYC532200
HYC532410
HYC536410
2Mx32/4Mx16
4MX16
2MX32
8MX16
DRAM 1M X 8
|
Untitled
Abstract: No abstract text available
Text: Preliminary KM48H8030T / KM48H8031T KM416H4030T/KM416H4031T 64M DDR SDRAM 64Mb 4Mb x 16, 8Mb x 8 Double Data Rate Synchronous DRAM with Bi-directional Data Strobe • FEATURES • All inputs except data & DM are sampled at the • KM416H4031T, KM 48H8031T
|
OCR Scan
|
PDF
|
KM48H8030T
KM48H8031T
KM416H4030T/KM416H4031T
KM416H4031T,
48H8031T
KM416H4030T,
48H8030T
|
Untitled
Abstract: No abstract text available
Text: 1, 2 MEG X 32 SDRAM DIMMs MT2LSDT132U, MT4LSDT232UD SYNCHRONOUS DRAM MODULE For the latest full-length data sheet, please refer to the Micron Web site: www.micron.com/mti/msp/html/ datasheet, html FEATURES PIN ASSIGNMENT Front View 100-Pin DIMM (H-3; 4MB)
|
OCR Scan
|
PDF
|
MT2LSDT132U,
MT4LSDT232UD
100-Pin
100-pin,
|
Untitled
Abstract: No abstract text available
Text: DM2200EDRAM 4Mb x 1Enhanced Dynamic RAM ^ p M T R O N Preliminary Datasheet Features I On-Chip Cache Hit/Miss Comparator I Transparent DRAM Refresh During Cache Reads I Hidden DRAM Precharge During Cache Reads I Refresh Counter with Dedicated Path to DRAM Array
|
OCR Scan
|
PDF
|
DM2200EDRAM
15nsec
35nsec
2200J
|
Untitled
Abstract: No abstract text available
Text: «5 Enhanced Memory Systems Inc. DM2240Multibank EDO EDRAM 4Mb x 1 Enhanced Dynamic RAM ProductSpecification Features • 8Kbit SRAM Cache Memory for 12ns Random Reads Within Four Active Pages Multibank Cache ■ Fast 4Mbit DRAM Array for 30ns Access to Any New Page
|
OCR Scan
|
PDF
|
DM2240Multibank
256-byte
Oper0J2-121
|
Untitled
Abstract: No abstract text available
Text: 256K x 16 4-MBIT SYNCHRONOUS DYNAMIC RAM ADVANCE INFORMATION JUNE 1997 FEATURES DESCRIPTION • Clock frequency: 100 MHz ISSI's 4Mb Synchronous DRAM IS42S16128 is organized as a 131072-word x 16-bit x 2-bank for improved performance. The synchronous DRAMs achieve high-speed data transfer
|
OCR Scan
|
PDF
|
IS42S16128
131072-word
16-bit
16-bit
1DD4404
DR005-OA
IS42S16128
DR005
|
TRIDENT CYBER
Abstract: Trident Cyber9385 cyber9385 CRT Display 21 Trident frc flat panel controller trident up conversion frame rate overlay 1024X768X16M video overlay FRC connector specifications
Text: Cyber9385/2 MULTIMEDIA FLAT PANEL CONTROLLER PRELIMINARY Features Highly Integrated Design • 64 bit GUI engine • 64 bit EDO DRAM interface up to 4MB • Built-in TrueVideo processor • Motion video capture • Flicker free TV-Output support Cyber9385 Only
|
OCR Scan
|
PDF
|
Cyber9385/2TM
Cyber9385
1280x1024
128x128x2
Cyber9385/2
TRIDENT CYBER
Trident Cyber9385
CRT Display 21
Trident frc
flat panel controller
trident up conversion frame rate overlay
1024X768X16M
video overlay
FRC connector specifications
|
Untitled
Abstract: No abstract text available
Text: MT8D88C132 S , MT16D88C232(S) 4MB, 8MB DRAM CARDS MICRON I TECHNOLOGY. INC. DRAM CARD 4,8 MEGABYTES 1 MEG, 2 MEG x 32; 5V, FAST PAGE MODE, OPTIONAL SELF REFRESH FEATURES • • • • • • • • OPTIONS MARKING • Timing 60ns access 70ns access -6
|
OCR Scan
|
PDF
|
MT8D88C132
MT16D88C232
110ns
130ns
MT8D68C132
|