Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    488AM Search Results

    SF Impression Pixel

    488AM Price and Stock

    Analog Devices Inc ADIS16488AMLZ

    IMU ACCEL/GYRO/MAG SPI 24ML
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey ADIS16488AMLZ Tray
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Buy Now

    KEMET Corporation PEH169SV488AMB2

    CAP ALUM 8800UF 20% 250V SCREW
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey PEH169SV488AMB2 Bulk 96
    • 1 -
    • 10 -
    • 100 $88.40854
    • 1000 $88.40854
    • 10000 $88.40854
    		Buy Now
    Avnet Americas PEH169SV488AMB2 Box 39 Weeks 96
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Get Quote
    Mouser Electronics PEH169SV488AMB2
    • 1 -
    • 10 -
    • 100 $91.2
    • 1000 $91.2
    • 10000 $91.2
    		Get Quote
    Newark PEH169SV488AMB2 Bulk 12
    • 1 -
    • 10 $97.96
    • 100 $91.01
    • 1000 $91.01
    • 10000 $91.01
    		Buy Now

    KEMET Corporation PEH169SV488AMU2

    CAP ALUM SCREW TERM 105C
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey PEH169SV488AMU2 Box 96
    • 1 -
    • 10 -
    • 100 $87.43542
    • 1000 $87.43542
    • 10000 $87.43542
    		Buy Now

    KEMET Corporation A471ST882M250AV00A

    Aluminum Electrolytic Capacitors - Screw Terminal 250V 8800uF 20% 28000Hrs
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    TTI A471ST882M250AV00A Bulk 96
    • 1 -
    • 10 -
    • 100 $90.29
    • 1000 $90.29
    • 10000 $90.29
    		Buy Now

    488AM Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    smd marking l1a

    Abstract: NCN6804 L2B14 smd TRANSISTOR code b6 ISO7816 NCN6001 NCN6004A NCN6804MNR2G QFN32 QFN-32
    Text: NCN6804 Dual Smart Card Interface IC with SPI Programming Interface http://onsemi.com MARKING DIAGRAM 1 QFN32 CASE 488AM A L Y W G Features •ăPoint Of Sales POS and Transaction Terminals •ăATM (Automatic Teller Machine) / Banking Terminal Interfaces


    Original     		PDF NCN6804 QFN32 488AM NCN6804/D smd marking l1a NCN6804 L2B14 smd TRANSISTOR code b6 ISO7816 NCN6001 NCN6004A NCN6804MNR2G QFN32 QFN-32

    98AON20032D

    Abstract: QFN32 488AM-01 488AM
    Text: MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS QFN32 5*5*1 0.5 P CASE 488AM−01 ISSUE O DATE 18 APR 2005 1 32 SCALE 2:1 A B ÉÉ ÉÉ D PIN ONE LOCATION 0.15 C 2X 2X NOTES: 1. DIMENSIONS AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: MILLIMETERS.


    Original     		PDF QFN32 488AM-01 488AM 98AON20032D 488AM-01 488AM

    smd TRANSISTOR code b6

    Abstract: ISO7816 NCN6001 NCN6004A NCN6804 NCN6804MNR2G QFN32 cms capacitor smd marking l1a K TRANSISTOR SMD MARKING CODE T12
    Text: NCN6804 Dual Smart Card Interface IC with SPI Programming Interface http://onsemi.com MARKING DIAGRAM 1 QFN32 CASE 488AM A L Y W G Features • Point Of Sales POS and Transaction Terminals • ATM (Automatic Teller Machine) / Banking Terminal Interfaces


    Original     		PDF NCN6804 QFN32 488AM NCN6804/D smd TRANSISTOR code b6 ISO7816 NCN6001 NCN6004A NCN6804 NCN6804MNR2G QFN32 cms capacitor smd marking l1a K TRANSISTOR SMD MARKING CODE T12

    MC100EL91

    Abstract: MC100EPT25 MC100LVEP16 MC10LVEP16 100H646
    Text: AND8072/D Thermal Analysis and Reliability of WIRE BONDED ECL Prepared by: Paul Shockman ON Semiconductor Logic Applications Engineering http://onsemi.com APPLICATION NOTE WIRE BONDED Device Failure Mechanisms For the plastic DIP, SOIC, TSSOP, PLCC, TQFP, and


    Original     		PDF AND8072/D MC100EL91 MC100EPT25 MC100LVEP16 MC10LVEP16 100H646

    Untitled

    Abstract: No abstract text available
    Text: NB4N840M 3.3V 3.2Gb/s Dual Differential Clock/Data 2 x 2 Crosspoint Switch with CML Output and Internal Termination http://onsemi.com MARKING DIAGRAM Description The NB4N840M is a high−bandwidth fully differential dual 2 x 2 crosspoint switch with CML inputs/outputs that is suitable for


    Original     		PDF NB4N840M NB4N840M NB4N840M/D

    Untitled

    Abstract: No abstract text available
    Text: MC100EP196B 3.3 V ECL Programmable Delay Chip With FTUNE Descriptions The MC100EP196B is a Programmable Delay Chip PDC designed primarily for clock deskewing and timing adjustment. It provides variable delay of a differential NECL/PECL input transition. It has similar


    Original     		PDF MC100EP196B MC100EP196B EP195 EP196B MC100EP196B/D

    Untitled

    Abstract: No abstract text available
    Text: MC100EP195B 3.3V ECL Programmable Delay Chip Descriptions The MC100EP195B is a Programmable Delay Chip PDC designed primarily for clock deskewing and timing adjustment. It provides variable delay of a differential NECL/PECL input transition. The delay section consists of a programmable matrix of gates and


    Original     		PDF MC100EP195B MC100EP195B EP195B MC100EP195B/D

    ADP3211 D

    Abstract: ADP3211A ADP3211 ntc r54 ATOM snubber capacitor intel atom microprocessor NTMFS4821N NTMFS4846N NTMS4846N QFN32
    Text: ADP3211, ADP3211A 7-Bit, Programmable, Single-Phase, Synchronous Buck Controller The ADP3211 is a highly efficient, single−phase, synchronous buck switching regulator controller. With its integrated driver, the ADP3211 is optimized for converting the notebook battery voltage to


    Original     		PDF ADP3211, ADP3211A ADP3211 ADP3211/D ADP3211 D ADP3211A ntc r54 ATOM snubber capacitor intel atom microprocessor NTMFS4821N NTMFS4846N NTMS4846N QFN32

    QFN-32 footprint

    Abstract: 32 pins qfn 5x5 footprint marking dj2 QFN-32 NB6VQ572MMNG PRBS23 QFN32 NB7V572M
    Text: NB6VQ572M 1.8V / 2.5V Differential 4:1 Mux w/Input Equalizer to 1:2 CML Clock/Data Fanout / Translator http://onsemi.com Multi−Level Inputs w/ Internal Termination MARKING DIAGRAM Description The NB6VQ572M is a high performance differential 4:1 Clock / Data input multiplexer and a 1:2 CML Clock / Data fanout buffer that


    Original     		PDF NB6VQ572M NB6VQ572M NB7V572M, NB6VQ572M/D QFN-32 footprint 32 pins qfn 5x5 footprint marking dj2 QFN-32 NB6VQ572MMNG PRBS23 QFN32 NB7V572M

    Untitled

    Abstract: No abstract text available
    Text: A5191HRT HART Modem Description The A5191HRT is a single−chip, CMOS modem for use in highway addressable remote transducer HART field instruments and masters. The modem and a few external passive components provide all of the functions needed to satisfy HART physical layer requirements


    Original     		PDF A5191HRT A5191HRT A5191HRT/D

    a5 gnd

    Abstract: a5 gnd 700
    Text: NB3V8312C Ultra-Low Jitter, Low Skew 1:12 LVCMOS/LVTTL Fanout Buffer The NB3V8312C is a high performance, low skew LVCMOS fanout buffer which can distribute 12 ultra−low jitter clocks from an LVCMOS/LVTTL input up to 250 MHz. The 12 LVCMOS output pins drive 50 W series or parallel


    Original     		PDF NB3V8312C NB3V8312C NB3V8312C/D a5 gnd a5 gnd 700

    Untitled

    Abstract: No abstract text available
    Text: NB3F8L3010C 3.3V / 2.5V / 1.8V / 1.5V 1:10 LVCMOS Fanout Buffer Description The NB3F8L3010C is a 3:1:10 Clock / Data fanout buffer operating on a 3.3 V / 2.5 V Core VDD and two flexible 3.3 V / 2.5 V / 1.8 V / 1.5 V VDDOn supplies which must be equal or less than VDD.


    Original     		PDF NB3F8L3010C NB3F8L3010C NB3F8L3010C/D

    Untitled

    Abstract: No abstract text available
    Text: MC100EP210S 2.5V 1:5 Dual Differential LVDS Compatible Clock Driver Description The MC100EP210S is a low skew 1−to−5 dual differential driver, designed with LVDS clock distribution in mind. The LVDS or LVPECL input signals are differential and the signal is fanned out to


    Original     		PDF MC100EP210S MC100EP210S EP210S MC100EP2105/D

    Untitled

    Abstract: No abstract text available
    Text: MC100EPT622 3.3V LVTTL/LVCMOS to LVPECL Translator Description The MC100EPT622 is a 10−Bit LVTTL/LVCMOS to LVPECL translator. Because LVPECL Positive ECL levels are used only +3.3 V and ground are required. The device has an OR−ed enable input which


    Original     		PDF MC100EPT622 MC100EPT622 MC100 EPT622 MC100EPT622/D

    E131

    Abstract: MC100EP131 MC10EP131 QFN32 QFN32* socket
    Text: MC10EP131, MC100EP131 3.3V / 5V ECL Quad D Flip−Flop with Set, Reset, and Differential Clock Description The MC10/100EP131 is a Quad Master−slaved D flip−flop with common set and separate resets. The device is an expansion of the E131 with differential common clock and individual clock enables.


    Original     		PDF MC10EP131, MC100EP131 MC10/100EP131 EP131 MC10EP131/D E131 MC100EP131 MC10EP131 QFN32 QFN32* socket

    Untitled

    Abstract: No abstract text available
    Text: MC100LVEP210 2.5V / 3.3V 1:5 Dual Differential ECL/PECL/HSTL Clock Driver Description The MC100LVEP210 is a low skew 1−to−5 dual differential driver, designed with clock distribution in mind. The ECL/PECL input signals can be either differential or single−ended if the VBB output is


    Original     		PDF MC100LVEP210 MC100LVEP210 EP210 LVEP210 MC100LVEP210/D

    NCP5378MNR2G

    Abstract: QFN32 VR11 IC DAC-08 00 QFN32 5X5 GND AA
    Text: NCP5378 Single Phase Synchronous Buck Controller with Integrated Gate Drivers and Programmable DAC • • • • • • • • • • • • • • • • • • • • Meets Intel’s VR11.1 Specifications High Performance Operational Error Amplifier


    Original     		PDF NCP5378 US07057381) NCP5378/D NCP5378MNR2G QFN32 VR11 IC DAC-08 00 QFN32 5X5 GND AA

    NB4N111KMNG

    Abstract: NB4N111KMNR4G QFN32 488AM
    Text: NB4N111K 3.3V Differential In 1:10 Differential Fanout Clock Driver with HCSL Level Output http://onsemi.com Description The NB4N111K is a differential input clock 1 to 10 HCSL fanout buffer, optimized for ultra low propagation delay variation. The NB4N111K is designed with HCSL clock distribution for FBDIMM


    Original     		PDF NB4N111K NB4N111K NB4N111K/D NB4N111KMNG NB4N111KMNR4G QFN32 488AM

    ps2018

    Abstract: No abstract text available
    Text: NB4N840M 3.3V 2.7Gb/s Dual Differential Clock/Data 2 x 2 Crosspoint Switch with CML Output and Internal Termination http://onsemi.com MARKING DIAGRAM Description The NB4N840M is a high−bandwidth fully differential dual 2 x 2 crosspoint switch with CML inputs/outputs that is suitable for


    Original     		PDF NB4N840M NB4N840M/D ps2018

    Untitled

    Abstract: No abstract text available
    Text: NB7L572 2.5V / 3.3V Differential 4:1 Mux Input to 1:2 LVPECL Clock/Data Fanout / Translator http://onsemi.com Multi−Level Inputs w/ Internal Termination The NB7L572 is a high performance differential 4:1 Clock/Data input multiplexer and a 1:2 LVPECL Clock/Data fanout buffer. The


    Original     		PDF NB7L572 NB7L572/D

    Untitled

    Abstract: No abstract text available
    Text: NB4L339 2.5 V / 3.3 V Differential 2:1 Clock IN to Differential LVPECL Clock Generator / Divider / Fan−Out Buffer http://onsemi.com Multi−Level Inputs w/ Internal Termination Description The NB4L339 is a multi−function Clock generator featuring a 2:1


    Original     		PDF NB4L339 50-ohm NB4L339/D

    LQFP-32 footprint

    Abstract: L-98 LQFP32 footprint
    Text: MC10EP142, MC100EP142 3.3 V / 5 V ECL 9−Bit Shift Register The MC10EP/100EP142 is a 9−bit shift register, designed with byte-parity applications in mind. The MC10/100EP142 is capable of performing serial/parallel data into serial/parallel out and shifting in


    Original     		PDF MC10EP142, MC100EP142 MC10EP/100EP142 MC10/100EP142 MC10EP142/D LQFP-32 footprint L-98 LQFP32 footprint

    lqfp-32 footprint layout

    Abstract: LQFP-32 MC12429 MPC9229 NBC12429 NBC12429A PLCC-28 QFN32
    Text: NBC12429, NBC12429A 3.3V/5V Programmable PLL Synthesized Clock Generator 25 MHz to 400 MHz http://onsemi.com Description The NBC12429 and NBC12429A are general purpose, Phase-Lock-Loop PLL based synthesized clock sources. The VCO will operate over a frequency range of 200 MHz to 400 MHz. The


    Original     		PDF NBC12429, NBC12429A NBC12429 NBC12429A NBC12429/D lqfp-32 footprint layout LQFP-32 MC12429 MPC9229 PLCC-28 QFN32

    VCF12

    Abstract: LQFP-32 MC100 QFN32 QFN-32
    Text: MC100EP196B 3.3 V ECL Programmable Delay Chip With FTUNE Descriptions The MC100EP196B is a Programmable Delay Chip PDC designed primarily for clock deskewing and timing adjustment. It provides variable delay of a differential NECL/PECL input transition. It has similar


    Original     		PDF MC100EP196B MC100EP196B EP195 EP196B MC100EP196B/D VCF12 LQFP-32 MC100 QFN32 QFN-32