Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    400MBS Search Results

    SF Impression Pixel

    400MBS Price and Stock

    TXC Corporation 8P-37.400MBS-T

    XTAL OSC VCTCXO 37.4000MHZ CLIP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey 8P-37.400MBS-T Reel 3,000
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 $2.29775
    		Buy Now
    Mouser Electronics 8P-37.400MBS-T
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 $2.29
    		Get Quote
    Newark 8P-37.400MBS-T Reel 3,000
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 $2.38
    		Buy Now

    TXC Corporation 7L-38.400MBS-T

    XTAL OSC VCTCXO 38.4000MHZ SNWV
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey 7L-38.400MBS-T Reel 3,000
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 $1.84073
    		Buy Now
    Mouser Electronics 7L-38.400MBS-T
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 $1.84
    		Get Quote
    Newark 7L-38.400MBS-T Cut Tape 3,000
    • 1 -
    • 10 -
    • 100 -
    • 1000 $2.87
    • 10000 $2.87
    		Buy Now
    7L-38.400MBS-T Reel 3,000
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 $1.84
    		Buy Now

    TXC Corporation 8P-38.400MBS-T

    XTAL OSC VCTCXO 38.4000MHZ CLIP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey 8P-38.400MBS-T Reel 3,000
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 $2.29775
    		Buy Now
    Mouser Electronics 8P-38.400MBS-T
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 $2.29
    		Get Quote
    Newark 8P-38.400MBS-T Reel 3,000
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 $2.38
    		Buy Now

    Micron Technology Inc MTFDJAK400MBS-2AN16FCYY

    SSD 400GB 2.5" MLC SATAIII 5-12V
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey MTFDJAK400MBS-2AN16FCYY Bulk
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Buy Now

    Samtec Inc SCRUS-10-G-04.00-MBS-MB

    Cable Assembly USB 0.102m 5 POS Sealed Circular Mini USB Type A to 5 POS Mini USB Type B RCP-RCP - Bulk (Alt: SCRUS-10-G-04.00-M)
    Free Sample
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Avnet Americas SCRUS-10-G-04.00-MBS-MB Bulk 1
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Get Quote
    Sager SCRUS-10-G-04.00-MBS-MB
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Buy Now
    Find more 400MBS price and stock on Findchips.com

    400MBS Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    Untitled

    Abstract: No abstract text available
    Text: FIN1028 — 3.3V LVDS 2-Bit High-Speed Differential Receiver Features Description ̇ ̇ ̇ ̇ ̇ ̇ ̇ Greater than 400Mbs Data Rate This dual receiver is designed for high-speed interconnects utilizing Low Voltage Differential Signaling LVDS technology. The receiver translates LVDS


    Original     		PDF FIN1028 400Mbs 100mV, TIA/EIA-644

    SOIC127P600X175-8M

    Abstract: M08AREV13 FIN1027 FIN1028 FIN1028M FIN1028MX JESD22-A114 JESD22-A115 SOIC127P600X175 Fairchild DUAL receiver
    Text: FIN1028 — 3.3V LVDS 2-Bit High-Speed Differential Receiver Features Description ƒ ƒ ƒ ƒ ƒ ƒ ƒ Greater than 400Mbs Data Rate This dual receiver is designed for high-speed interconnects utilizing Low Voltage Differential Signaling LVDS technology. The receiver translates LVDS


    Original     		PDF FIN1028 100mV, 400Mbs FIN1028 SOIC127P600X175-8M M08AREV13 FIN1027 FIN1028M FIN1028MX JESD22-A114 JESD22-A115 SOIC127P600X175 Fairchild DUAL receiver

    Untitled

    Abstract: No abstract text available
    Text: Preliminary Revised February 2002 FIN1002 LVDS 1-Bit High Speed Differential Receiver Preliminary General Description Features This single receiver is designed for high speed interconnects utilizing Low Voltage Differential Signaling (LVDS) technology. The receiver translates LVDS levels, with a typical differential input threshold of 100 mV, to LVTTL signal


    Original     		PDF FIN1002 FIN1001, 400Mbs

    Untitled

    Abstract: No abstract text available
    Text: Revised June 2001 FIN1047 3.3V LVDS 4-Bit Flow-Through High Speed Differential Driver General Description Features This quad driver is designed for high speed interconnects utilizing Low Voltage Differential Signaling LVDS technology. The driver translates LVTTL signal levels to LVDS levels with a typical differential output swing of 350mV which


    Original     		PDF FIN1047 350mV FIN1048, 400Mbs

    Untitled

    Abstract: No abstract text available
    Text: W3H32M72E-XSB2X W3H32M72E-XSB2XF 256MB – 32M x 72 DDR2 SDRAM 208 PBGA Multi-Chip Package FEATURES BENEFITS  Data rate = 667, 533, 400  69% space savings vs. FPBGA  Package:  Reduced part count • 208 Plastic Ball Grid Array PBGA , 16 x 20mm


    Original     		PDF W3H32M72E-XSB2X W3H32M72E-XSB2XF 256MB

    Untitled

    Abstract: No abstract text available
    Text: W3H264M16E-XBX ADVANCED* 256MB – 2 x 64M x 16 DDR2 SDRAM 79 PBGA FEATURES BENEFITS  Data rate = 400 Mb/s, 533 Mb/s, 667 Mb/s*  Larger ball pitch for higher reliability  Package:  Footprint compatible with W3H64M16E • 79 Plastic Ball Grid Array PBGA , 11 x 14mm


    Original     		PDF W3H264M16E-XBX 256MB W3H64M16E 128MB"

    DNU-A13

    Abstract: No abstract text available
    Text: W3H64M16E-XBX 128MB – 64M x 16 DDR2 SDRAM 79 PBGA FEATURES BENEFITS  Data rate = 400 Mb/s, 533 Mb/s  Larger ball pitch for higher reliability  Package:  Pinout compatible with 2-Rank Version • 79 Plastic Ball Grid Array PBGA , 11 x 14mm


    Original     		PDF W3H64M16E-XBX 128MB DNU-A13 128MB"

    W3H32M72E-XSBX

    Abstract: calibration definition
    Text: White Electronic Designs W3H32M72E-XSBX PRELIMINARY* 32M x 72 DDR2 SDRAM 208 PBGA Multi-Chip Package FEATURES Data rate = 667*, 533, 400 Programmable CAS latency: 3, 4, 5, or 6 Package: Posted CAS additive latency: 0, 1, 2, 3 or 4 • 208 Plastic Ball Grid Array PBGA , 18 x 20mm


    Original     		PDF W3H32M72E-XSBX W3H32M72E-XSBX calibration definition

    us8 Package FAIRCHILD

    Abstract: FI1018K8X FI1018M FI1018MX M08A
    Text: Preliminary Revised December 2000 FI1018 3.3V LVDS Single High Speed Differential Receiver Preliminary General Description Features This single receiver is designed for high speed interconnects utilizing Low Voltage Differential Signaling (LVDS) technology. The receiver translates LVDS levels, with a typical differential input threshold of 100 mV, to LVTTL signal


    Original     		PDF FI1018 400Mbs FI1018 FI1017, us8 Package FAIRCHILD FI1018K8X FI1018M FI1018MX M08A

    FI1531M

    Abstract: FI1531MTC M16A MTC16
    Text: Preliminary Revised December 2000 FI1531 5V LVDS Quad High Speed Differential Driver Preliminary General Description Features This quad driver is designed for high speed interconnects utilizing Low Voltage Differential Signaling (LVDS) technology. The driver translates LVTTL signal levels to LVDS levels with a typical differential output swing of 350 mV which


    Original     		PDF FI1531 400Mbs FI1531 FI1532, FI1531M FI1531MTC M16A MTC16

    Untitled

    Abstract: No abstract text available
    Text: White Electronic Designs W3H32M72E-XSBX PRELIMINARY* 32M x 72 DDR2 SDRAM 208 PBGA Multi-Chip Package FEATURES „ Data rate = 667, 533, 400 „ Programmable CAS latency: 3, 4, 5, or 6 „ Package: „ Posted CAS additive latency: 0, 1, 2, 3 or 4 • 208 Plastic Ball Grid Array PBGA , 18 x 20mm


    Original     		PDF W3H32M72E-XSBX W3H32M72E-XSBX 667Mbs

    Untitled

    Abstract: No abstract text available
    Text: White Electronic Designs W3H32M64E-XSBX ADVANCED* 32M x 64 DDR2 SDRAM 208 PBGA Multi-Chip Package FEATURES Data rate = 667*, 533, 400 Programmable CAS latency: 3, 4 or 5 Package: Posted CAS additive latency: 0, 1, 2, 3 or 4 • 208 Plastic Ball Grid Array PBGA , 16 x 20mm


    Original     		PDF W3H32M64E-XSBX W3H32M64E-XSBX

    Untitled

    Abstract: No abstract text available
    Text: White Electronic Designs W3H32M64E-XSBX 32M x 64 DDR2 SDRAM 208 PBGA Multi-Chip Package FEATURES „ Data rate = 667, 533, 400 „ Write latency = Read latency - 1* tCK „ Package: „ Commercial, Industrial and Military Temperature Ranges „ Organized as 32M x 64, user configurable as 2 x


    Original     		PDF W3H32M64E-XSBX 667Mbs

    W3H32M72E

    Abstract: BA0BA12
    Text: White Electronic Designs W3H32M72E-XSBX 32M x 72 DDR2 SDRAM 208 PBGA Multi-Chip Package FEATURES  Data rate = 667, 533, 400  Programmable CAS latency: 3, 4, 5, or 6  Package:  Posted CAS additive latency: 0, 1, 2, 3 or 4 • 208 Plastic Ball Grid Array PBGA , 18 x 20mm


    Original     		PDF W3H32M72E-XSBX 667Mbs 533Mbs) 650ps, -550ps, 500ps. W3H32M72E BA0BA12

    W3H128M72

    Abstract: W3H128M72E-XSBX W3H128M72E
    Text: White Electronic Designs W3H128M72E-XSBX Advanced* 128M x 72 DDR2 SDRAM 208 PBGA Multi-Chip Package FEATURES „ Data rate = 667, 533, 400 „ Package: „ CK/CK# Termination options available • 0 ohm, 20 ohm • 208 Plastic Ball Grid Array PBGA , 16 x 22mm


    Original     		PDF W3H128M72E-XSBX W3H128M72 W3H128M72E-XSBX W3H128M72E

    W3H32M72E

    Abstract: No abstract text available
    Text: White Electronic Designs W3H32M72E-XSB2X Preliminary 32M x 72 DDR2 SDRAM 208 PBGA Multi-Chip Package FEATURES  Data rate = 667, 533, 400  Programmable CAS latency: 3, 4, 5, or 6  Package:  Posted CAS additive latency: 0, 1, 2, 3 or 4 • 208 Plastic Ball Grid Array PBGA , 16 x 20mm


    Original     		PDF W3H32M72E-XSB2X W3H32M72E

    Untitled

    Abstract: No abstract text available
    Text: White Electronic Designs W3H32M72E-XSBX * 32M x 72 DDR2 SDRAM 208 PBGA Multi-Chip Package FEATURES „ Data rate = 667, 533, 400 „ Programmable CAS latency: 3, 4, 5, or 6 „ Package: „ Posted CAS additive latency: 0, 1, 2, 3 or 4 • 208 Plastic Ball Grid Array PBGA , 18 x 20mm


    Original     		PDF W3H32M72E-XSBX 667Mbs

    W3H64M64E

    Abstract: No abstract text available
    Text: White Electronic Designs W3H64M64E-XSBX 64M x 64 DDR2 SDRAM 208 PBGA Multi-Chip Package FEATURES „ Data rate = 667, 533, 400 „ Write latency = Read latency - 1* tCK „ Package: „ Commercial, Industrial and Military Temperature Ranges • 1.0mm pitch „


    Original     		PDF W3H64M64E-XSBX 667Mbs W3H64M64E

    AS4DDR264M72PBG

    Abstract: H11M1
    Text: iPEM 4.8 Gb SDRAM-DDR2 AS4DDR264M72PBG1 64Mx72 DDR2 SDRAM w/ SHARED CONTROL BUS iNTEGRATED Plastic Encapsulated Microcircuit FEATURES BENEFITS DDR2 Data rate = 667, 533, 400 Available in Industrial, Enhanced and Military Temp Package: • Proprietary Enchanced Die Stacked iPEM


    Original     		PDF AS4DDR264M72PBG1 64Mx72 dat008 AS4DDR264M72PBG H11M1

    FIN1531

    Abstract: FIN1532 FIN1531M FIN1531MTC M16A MTC16
    Text: Preliminary Revised February 2001 FIN1531 5V LVDS 4-Bit High Speed Differential Driver Preliminary General Description Features This quad driver is designed for high speed interconnects utilizing Low Voltage Differential Signaling (LVDS) technology. The driver translates LVTTL signal levels to LVDS levels with a typical differential output swing of 350 mV which


    Original     		PDF FIN1531 400Mbs FIN1531 FIN1532, FIN1532 FIN1531M FIN1531MTC M16A MTC16

    FIN1532

    Abstract: FIN1532MTC M16A MTC16 FIN1531 FIN1532M
    Text: Preliminary Revised February 2001 FIN1532 5V LVDS 4-Bit High Speed Differential Receiver Preliminary General Description Features This quad receiver is designed for high speed interconnects utilizing Low Voltage Differential Signaling (LVDS) technology. The receiver translates LVDS levels, with a typical differential input threshold of 100 mV, to LVTTL signal


    Original     		PDF FIN1532 400Mbs FIN1532 FIN1531, FIN1532MTC M16A MTC16 FIN1531 FIN1532M

    FIN1031

    Abstract: FIN1031M FIN1031MTC FIN1032 M16A MTC16
    Text: Preliminary Revised February 2001 FIN1031 3.3V LVDS 4-Bit High Speed Differential Driver Preliminary General Description Features This quad driver is designed for high speed interconnects utilizing Low Voltage Differential Signaling (LVDS) technology. The driver translates LVTTL signal levels to LVDS levels with a typical differential output swing of 350mV which


    Original     		PDF FIN1031 350mV 400Mbs FIN1031 FIN1032, 100mV FIN1031M FIN1031MTC FIN1032 M16A MTC16

    MTC16

    Abstract: FIN1031 FIN1032 FIN1032M FIN1032MTC M16A
    Text: Preliminary Revised February 2001 FIN1032 3.3V LVDS 4-Bit High Speed Differential Receiver Preliminary General Description Features This quad receiver is designed for high speed interconnect utilizing Low Voltage Differential Signaling (LVDS) technology. The receiver translates LVDS levels, with a typical differential input threshold of 100mV, to LVTTL signal levels.


    Original     		PDF FIN1032 100mV, 400Mbs FIN1032 FIN1031, MTC16 FIN1031 FIN1032M FIN1032MTC M16A

    FIN1019

    Abstract: FIN1019M FIN1019MTC M14A MTC14
    Text: Revised April 2001 FIN1019 3.3V LVDS High Speed Differential Driver/Receiver General Description Features This driver and receiver pair are designed for high speed interconnects utilizing Low Voltage Differential Signaling LVDS technology. The driver translates LVTTL signals to


    Original     		PDF FIN1019 350mV 100mV, 400Mbs FIN1019 FIN1019M FIN1019MTC M14A MTC14