CY37384
Abstract: CY37384V
Text: PRELIMINARY CY37384 UltraLogic 384-Macrocell ISR™ CPLD — tS = 5.5 ns Features • 384 macrocells in 24 logic blocks • In-System Reprogrammable™ ISR™ — JTAG-compliant on-board programming • • • • • • • • • • — Design changes don’t cause pinout changes
|
Original
|
PDF
|
CY37384
384-Macrocell
CY37384
CY37384V
|
25t65
Abstract: tl741 FBT Hr f8t5 bu 25200 F20T12 270033 TL835 F28T5 TL830
Text: Phillips Desc Philips Naed 36734-2 367342 375196 375196 37519-6 27556-0 27555-2 27558-6 209957 20995-7 38320-8 373902 373902 37390-2 246611 24661-1 299552 29955-2 299560 29956-0 347815 34781-5 348037 34803-7 37474-4 374769 37476-9 27086-8 239442 22300-8 370221
|
Original
|
PDF
|
100/300/W
100/300W
1000PAR64Q/MFL
1000PAR64Q/NSP
1000PAR64Q/WFL
1000T3
1000T3Q/P/CL
00-90A/99EW
25t65
tl741
FBT Hr
f8t5
bu 25200
F20T12
270033
TL835
F28T5
TL830
|
TMS3616
Abstract: CY37384
Text: PRELIMINARY CY37384 UltraLogic 384-Macrocell ISR™ CPLD — tS = 5.5 ns Features • 384 macrocells in 24 logic blocks • In-System Reprogrammable™ ISR™ — JTAG-compliant on-board programming • • • • • • • • • • — Design changes don’t cause pinout changes
|
Original
|
PDF
|
CY37384
384-Macrocell
208-Lead
256-Lead
TMS3616
CY37384
|
CY37384
Abstract: CY37384V
Text: Back PRELIMINARY CY37384 UltraLogic 384-Macrocell ISR™ CPLD — tS = 5.5 ns Features • 384 macrocells in 24 logic blocks • In-System Reprogrammable™ ISR™ — JTAG-compliant on-board programming • • • • • • • • • • — Design changes don’t cause pinout changes
|
Original
|
PDF
|
CY37384
384-Macrocell
CY37384
CY37384V
|