Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    272971 Search Results

    SF Impression Pixel

    272971 Price and Stock

    Glenair Inc MS27297-1

    PROTECTIVE COVERS DUMMY STOWAGE RECEPTACLES - Bulk (Alt: MS27297-1)
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Avnet Americas MS27297-1 Bulk 3 Weeks 1
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Get Quote
    Mouser Electronics MS27297-1
    • 1 -
    • 10 $201.09
    • 100 $112.09
    • 1000 $112.09
    • 10000 $112.09
    		Get Quote
    Newark MS27297-1 Bulk 160 1
    • 1 $363.84
    • 10 $203.58
    • 100 $113.49
    • 1000 $113.49
    • 10000 $113.49
    		Buy Now
    Interstate Connecting Components MS27297-1
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Buy Now

    Yazaki Corp 7297186130

    Automotive Connectors HS 025 6P SLD SUB ASSM M
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Mouser Electronics 7297186130 1,496
    • 1 $2.82
    • 10 $2.82
    • 100 $1.58
    • 1000 $1.58
    • 10000 $1.58
    		Buy Now

    Yazaki Corp 7297101330

    Automotive Connectors CONN 40P MLK+YESC BLK
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Mouser Electronics 7297101330 10
    • 1 $15.07
    • 10 $15.07
    • 100 $10.56
    • 1000 $10.56
    • 10000 $10.56
    		Buy Now

    Phoenix Contact 2729716

    Controller Accessories ILC 200 IB UM
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Mouser Electronics 2729716
    • 1 $72.23
    • 10 $72.23
    • 100 $70.46
    • 1000 $70.46
    • 10000 $70.46
    		Get Quote

    Yazaki Corp 7297138430

    Automotive Connectors CONN 1P SP BLK
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Mouser Electronics 7297138430
    • 1 $7.26
    • 10 $7.26
    • 100 $4.62
    • 1000 $4.06
    • 10000 $4.06
    		Get Quote
    Find more 272971 price and stock on Findchips.com

    272971 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    Marvell PHY 88E1111 Datasheet

    Abstract: 88E1145 88E1111 PHY registers map 88E1111 marvell ethernet switch sgmii verilog code for cordic algorithm using 8-fft SMPTE425M verilog code for CORDIC to generate sine wave scaler verilog code dc bfm
    Text: MegaCore IP Library Release Notes and Errata 101 Innovation Drive San Jose, CA 95134 www.altera.com MegaCore Library Version: 8.1 Document Version: 8.1.3 Document Date: 1 February 2009 Copyright 2009 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other


    Original     		PDF

    PLD PAL Texas Instruments

    Abstract: 80960JD 80960JF 80960RP TMS320C6000 features TMS320C6x n25d i960RP
    Text: Application Report SPRA541A - August 2001 TMS320C6000 Host Port to the i80960 Microprocessors Interface Zoran Nikolic Digital Signal Processor Solutions ABSTRACT This application report describes the interface between the Texas Instruments TI TMS320C6000 digital signal processor (DSP) host port and the Intel 80960


    Original     		PDF SPRA541A TMS320C6000 i80960 80960Jx/80960Rx PLD PAL Texas Instruments 80960JD 80960JF 80960RP features TMS320C6x n25d i960RP

    BG 616

    Abstract: processor cross reference D-10 D-12 D-16 D-18 D-19 5252 F 1118 intel i960 RISC nsp 1337
    Text: i960 Jx Microprocessor Developer’s Manual Release Date: December, 1997 Order Number: 272483-002 Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel’s Terms and Conditions of


    Original     		PDF Index-17 BG 616 processor cross reference D-10 D-12 D-16 D-18 D-19 5252 F 1118 intel i960 RISC nsp 1337

    80960JA

    Abstract: 80960JD 80960JF 80960 manual
    Text: 80960Jx Processor Specification Update March 1998 Notice: The 80960Jx may contain design defects or errors known as errata. Characterized errata which may cause the the product to deviate from published specifications. Current characterized errata are documented in this Specification Update.


    Original     		PDF 80960Jx 80960JA 80960JD 80960JF 80960 manual

    dn25d

    Abstract: intel for i9 china ctv circuit board intel datasheets for i9 i80960 320C i960RP 80960JF 80960RP C6201
    Text: Application Report SPRA541 TMS320C6000 Host Port to the i80960 Microprocessors Interface Zoran Nikolic Digital Signal Processor Solutions Abstract This application report describes the interface between the Texas Instruemts TI TMS320C6000 digital signal processor (DSP) host port and the Intel 80960 microprocessor. The


    Original     		PDF SPRA541 TMS320C6000 i80960 80960Jx/80960Rx i80960 dn25d intel for i9 china ctv circuit board intel datasheets for i9 320C i960RP 80960JF 80960RP C6201

    TA80960KB-16

    Abstract: a8095925sv812 S80960SA16 ta80960kb-25 A80960KB-20 TA80960KB16 A8095925 a80960ca-25 a80960ca25 80385
    Text: 80960JA/JF/JD/JS/JC/JT 3.3 V Embedded 32-Bit Microprocessor Datasheet Product Features • ■ ■ ■ ■ Code Compatible with all 80960Jx Processors High-Performance Embedded Architecture — One Instruction/Clock Execution — Core Clock Rate is: 1x the Bus Clock for 80960JA/JF/JS


    Original     		PDF 80960JA/JF/JD/JS/JC/JT 32-Bit 80960Jx 80960JA/JF/JS 80960JD/JC 80960JT 80960JA 80960JF/JD TA80960KB-16 a8095925sv812 S80960SA16 ta80960kb-25 A80960KB-20 TA80960KB16 A8095925 a80960ca-25 a80960ca25 80385

    80960SA reference

    Abstract: MARK AD9 80960JA 80960JD 80960JT intel packaging handbook 240800
    Text: 80960JA/JF/JD/JT 3.3 V EMBEDDED 32-BIT MICROPROCESSOR Advance Information Datasheet Product Features • ■ ■ ■ ■ Pin/Code Compatible with all 80960Jx Processors High-Performance Embedded Architecture —One Instruction/Clock Execution —Core Clock Rate is:


    Original     		PDF 80960JA/JF/JD/JT 32-BIT 80960Jx 80960JA/JF 80960JD 80960JT --80960JA --80960JF/JD 80960SA reference MARK AD9 80960JA intel packaging handbook 240800

    80960JA

    Abstract: 80960JD 80960JT MCS 48
    Text: 80960JA/JF/JD/JS/JC/JT 3.3 V Embedded 32-Bit Microprocessor Datasheet Product Features • ■ ■ ■ ■ Code Compatible with all 80960Jx Processors High-Performance Embedded Architecture — One Instruction/Clock Execution — Core Clock Rate is: 1x the Bus Clock for 80960JA/JF/JS


    Original     		PDF 80960JA/JF/JD/JS/JC/JT 32-Bit 80960Jx 80960JA/JF/JS 80960JD/JC 80960JT 80960JA 80960JF/JD 80960JD 80960JT MCS 48

    80960JA

    Abstract: 80960JD 80960JF
    Text: 5 V 80960JA/JF/JD PROCESSOR CONVERSION TO 3.3 V White Paper May 1998 Order Number: 273172-001 Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel’s Terms and Conditions of Sale for such products, Intel assumes no liability


    Original     		PDF 80960JA/JF/JD 80960JA 80960JD 80960JF

    NG80960JC-40

    Abstract: No abstract text available
    Text: 80960JA/JF/JD/JS/JC/JT 3.3 V Embedded 32-Bit Microprocessor Datasheet Product Features • ■ ■ ■ ■ Code Compatible with all 80960Jx Processors High-Performance Embedded Architecture — One Instruction/Clock Execution — Core Clock Rate is: 1x the Bus Clock for 80960JA/JF/JS


    Original     		PDF 80960JA/JF/JD/JS/JC/JT 32-Bit 80960Jx 80960JA/JF/JS 80960JD/JC 80960JT 80960JA 80960JF/JD NG80960JC-40

    4.Vout a9

    Abstract: Diode Mark N10 80960SA reference b3 JF clock generator in dual core processor m6 90 v-0 MARK AD9 microprocessor 32 bit 80960JA 80960JD
    Text: 80960JA/JF/JD/JT 3.3 V Embedded 32Bit Microprocessor Preliminary Datasheet Product Features • ■ ■ ■ ■ Pin/Code Compatible with all 80960Jx Processors High-Performance Embedded Architecture — One Instruction/Clock Execution — Core Clock Rate is:


    Original     		PDF 80960JA/JF/JD/JT 32Bit 80960Jx 80960JA/JF 80960JD 80960JT 32-Bit 80960JA 80960JF/JD 4.Vout a9 Diode Mark N10 80960SA reference b3 JF clock generator in dual core processor m6 90 v-0 MARK AD9 microprocessor 32 bit

    ilc 200

    Abstract: No abstract text available
    Text: Extract from the online catalog ILC 200 IB Order No.: 2729800 Inline controller, without connecting plug and labeling field. The controller is installed instead of a standard Inline bus coupler. It


    Original     		PDF AX-2005) ilc 200

    Marvell PHY 88E1111 Datasheet

    Abstract: 88E1111 88E1111 PHY registers map 88E1145 Marvell 88E1111 Transceiver Marvell PHY 88E1111 stratix iii Datasheet vhdl code for ddr2 vhdl median filter programming 88E1111 vhdl code for FFT 32 point
    Text: MegaCore IP Library Release Notes and Errata 101 Innovation Drive San Jose, CA 95134 www.altera.com MegaCore Library Version: Document Version: Document Date: 9.0 9.0.5 1 July 2009 Copyright 2009 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other


    Original     		PDF

    273109

    Abstract: No abstract text available
    Text: 80960JA/JF/JD/JS/JC/JT 3.3 V Embedded 32-Bit Microprocessor Datasheet Product Features • ■ ■ ■ ■ Code Compatible with all 80960Jx Processors High-Performance Embedded Architecture — One Instruction/Clock Execution — Core Clock Rate is: 1x the Bus Clock for 80960JA/JF/JS


    Original     		PDF 80960JA/JF/JD/JS/JC/JT 32-Bit 80960Jx 80960JA/JF/JS 80960JD/JC 80960JT 80960JA 80960JF/JD 273109

    80960 KB 25

    Abstract: 272971-001 80960JA 80960JD 80960JF A80960JD NG80960JD
    Text: PRODUCT PREVIEW 80960JD 3.3 V EMBEDDED 32-BIT MICROPROCESSOR • 3.3 V, 5 V Tolerant, Version of the 80960JD Processor • Pin/Code Compatible with all 80960Jx ■ 3.3 V Supply Voltage Processors ■ High-Performance Embedded Architecture ■ ■ ■ ■ — One Instruction/Clock Execution


    Original     		PDF 80960JD 32-BIT 80960JD 80960Jx 80960 KB 25 272971-001 80960JA 80960JF A80960JD NG80960JD

    Solutions960

    Abstract: No abstract text available
    Text: 80960JA/JF/JD/JS/JC/JT 3.3 V Embedded 32-Bit Microprocessor Datasheet Product Features • ■ ■ ■ ■ Code Compatible with all 80960Jx Processors High-Performance Embedded Architecture — One Instruction/Clock Execution — Core Clock Rate is: 1x the Bus Clock for 80960JA/JF/JS


    Original     		PDF 80960JA/JF/JD/JS/JC/JT 32-Bit 80960Jx 80960JA/JF/JS 80960JD/JC 80960JT 80960JA 80960JF/JD Solutions960

    b3 JF

    Abstract: MARK AD9 80960JA 80960JD 80960JT 273109
    Text: 80960JA/JF/JD/JS/JC/JT 3.3 V Embedded 32-Bit Microprocessor Datasheet Product Features • ■ ■ ■ ■ Code Compatible with all 80960Jx Processors High-Performance Embedded Architecture — One Instruction/Clock Execution — Core Clock Rate is: 1x the Bus Clock for 80960JA/JF/JS


    Original     		PDF 80960JA/JF/JD/JS/JC/JT 32-Bit 80960Jx 80960JA/JF/JS 80960JD/JC 80960JT 80960JA 80960JF/JD b3 JF MARK AD9 80960JD 80960JT 273109

    processor cross reference

    Abstract: D-10 D-12 D-16 D-18 D-19
    Text: i960 Jx Microprocessor Developer’s Manual Release Date: December, 1997 Order Number: 272483-002 Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel’s Terms and Conditions of


    Original     		PDF Index-15 processor cross reference D-10 D-12 D-16 D-18 D-19

    "32-Bit Microprocessor"

    Abstract: ff5ah 32-bit microprocessor architecture 80960JD 80960JT
    Text: About this Information 1 This file contains information about the the notation and terminology used throughout this information set and provides a list of related resources. 1.1 Notation and Terminology This section defines terminology and textual conventions that are used throughout this information


    Original     		PDF unusu80960JA/JF 32-bit 80960JD 80L960JA/JF 80960JT "32-Bit Microprocessor" ff5ah 32-bit microprocessor architecture

    processor cross reference

    Abstract: DSAUTAZ0070
    Text: i960 Jx Microprocessor Developer’s Manual Release Date: December, 1997 Order Number: 272483-002 Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel’s Terms and Conditions of


    Original     		PDF Index-14 Index-15 processor cross reference DSAUTAZ0070

    p22v10c

    Abstract: C64X hpi 80960JD 80960JF 80960RP TMS320C6000 N12c features TMS320C6x 80960 Programmer Reference manual i80960
    Text: Application Report SPRA541A - August 2001 TMS320C6000 Host Port to the i80960 Microprocessors Interface Zoran Nikolic Digital Signal Processor Solutions ABSTRACT This application report describes the interface between the Texas Instruments TI TMS320C6000 digital signal processor (DSP) host port and the Intel 80960


    Original     		PDF SPRA541A TMS320C6000 i80960 80960Jx/80960Rx p22v10c C64X hpi 80960JD 80960JF 80960RP N12c features TMS320C6x 80960 Programmer Reference manual i80960

    intel CORE i3 instruction set

    Abstract: intel packaging handbook 240800
    Text: 80960JA/JF/JD/JT 3.3 V Embedded 32Bit Microprocessor Preliminary Datasheet Product Features • Pin/Code Compatible with all 80960Jx Processors ■ High-Performance Embedded Architecture — One Instruction/Clock Execution — Core Clock Rate is: 80960JA/JF lx the Bus Clock


    OCR Scan     		PDF 80960JA/JF/JD/JT 32Bit 80960Jx 80960JA/JF 80960JD 80960JT 32-Bit 80960JA 80960JF/JD intel CORE i3 instruction set intel packaging handbook 240800

    ltdo

    Abstract: No abstract text available
    Text: 80960JA/JF/JD/JT 3.3 V EMBEDDED 32-BIT MICROPROCESSOR Advance Information Datasheet P ro d u c t F e a tu re s • Pin/Code Compatible with all 80960Jx Processors ■ High-Performance Embedded Architecture — One Instruction/Clock Execution — Core Clock Rate is:


    OCR Scan     		PDF 80960JA/JF/JD/JT 32-BIT 80960Jx 80960JA/JF 80960JD 80960JT 80960JA 80960JF/JD ltdo

    Untitled

    Abstract: No abstract text available
    Text: 24 23 21 22 20 19 17 IB 16 15 14 12 13 11 10 7Z 7 8 3 SYMBOL DEFINITION A DIMENSION WITHOUT AN INSPECTION REPORT SYMBOL DOES NOT REQUIRE INSPECTION. IT MAY BE CONTROLLED ON THE INDIVIDUAL COMPONENT DRAWING. M MISSING SYMBOLS TOTAL NO OF INSPECTIONS REQUI RED


    OCR Scan     		PDF 110C05 12MY06 1353B234 PE142165, 1353B235 PE146710, 07-Jun-06