PAL20R8
Abstract: 20L8 PAL20L8 PAL20R4 PAL20R6
Text: FINAL COM’L: -5/7/B/B-2/A, 10/2 Advanced Micro Devices PAL20R8 Family 24-Pin TTL Programmable Array Logic DISTINCTIVE CHARACTERISTICS • 5-ns propagation delay ■ Power-up reset for initialization ■ Popular 24-pin architectures: 20L8, 20R8, 20R6, 20R4
|
Original
|
PAL20R8
24-Pin
28-pin
PAL20L8,
PAL20R8,
PAL20R6,
PAL20R4)
20L8
PAL20L8
PAL20R4
PAL20R6
|
PDF
|
DS0644
Abstract: ISO601
Text: F E AT U R E S 1 0 - 1 000 MHz 18 mA, +5 VDC Low Insertion Loss High Isolation TTL Driver 24 Pin Surface Mount Package See DS0644 For 24 Pin DIP Version SP4T MODEL NO. DS074 4 P IN Dio d e SP 4T PART IDENTIFICATION RF2 24 1.560 RF3 13 RF COM 7 RF1 1 RF4 12
|
Original
|
DS0644
DS074
ISO601
|
PDF
|
Untitled
Abstract: No abstract text available
Text: F E AT U R E S 1 0 - 1 000 MHz 18 mA, +5 VDC Low Insertion Loss High Isolation TTL Driver 24 Pin Surface Mount Package See DS0644 For 24 Pin DIP Version SP4T MODEL NO. DS074 4 P IN Dio d e SP 4T PART IDENTIFICATION RF2 24 1.560 RF3 13 RF COM 7 RF1 1 RF4 12
|
Original
|
DS0644
DS074
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MC10H645 1:9 TTL Clock Driver Description The MC10H645 is a single supply, low skew, TTL I/O 1:9 Clock Driver. Devices in the H600 clock driver family utilizes the PLCC−28 for optimal power and signal pin placement. The device features a 24 mA TTL output stage with AC
|
Original
|
MC10H645
MC10H645
MC10H645/D
|
PDF
|
H600
Abstract: MC10H645 MC10H645FN MC10H645FNG MC10H645FNR2 MC10H645FNR2G
Text: MC10H645 1:9 TTL Clock Driver Description The MC10H645 is a single supply, low skew, TTL I/O 1:9 Clock Driver. Devices in the H600 clock driver family utilizes the PLCC−28 for optimal power and signal pin placement. The device features a 24 mA TTL output stage with AC
|
Original
|
MC10H645
MC10H645
PLCC-28
MC10H645/D
H600
MC10H645FN
MC10H645FNG
MC10H645FNR2
MC10H645FNR2G
|
PDF
|
kontron mpp
Abstract: Kontron MPP80S AMPAL22V10-20 MPP80S 360A001 kontron* mpp-80s AMPAL22V10 CD3024 PD3024 MPP-80S
Text: A DV MICRO PLA/PLE/ARRAYS Tb ß F | 055752b □□57t.3ci AmPAL*22V10-15/22V10-20 3WiJ 24-Pin IMOX III™ Programmable Array Logic PAL PRELIMINARY DISTINCTIVE CHARACTERISTICS TTL-level PRELOAD for improved testability Packaged in 24-pin Slim DIP and 28-pin chip-carrier
|
OCR Scan
|
055752b
22V10-15/22V10-20â
24-Pin
15-ns
28-pin
reliabili40
07069C
CD3024
06850B
kontron mpp
Kontron MPP80S
AMPAL22V10-20
MPP80S
360A001
kontron* mpp-80s
AMPAL22V10
PD3024
MPP-80S
|
PDF
|
BT501
Abstract: BT501KC Bt502KC E5 0D
Text: Bt501 Bt502 Distinguishing Features • • • • • • • 10KH or 100K ECL Compatibility Optional Single +5 V Operation Separate TTL and ECL Supply Pins Three-Statable TTL Pins TTL-Compatible Control Inputs 24-pin 0.3" DIP Package Typical Power Dissipation:
|
OCR Scan
|
Bt501
Bt502
24-pin
Bt502
10-percent
90-percent
20-percent
BT501KC
Bt502KC
E5 0D
|
PDF
|
LH52252A
Abstract: LH52252
Text: LH52252A FEATURES • Low Power Standby When Deselected • TTL Compatible I/O • 5 V ± 1 0 % Supply • Fully Static Operation • Common I/O for Low Pin Count • JEDEC Standard Pinouts • Packages: 24-Pin, 300-mil DIP 24-Pin, 300-mil SOJ FUNCTIONAL DESCRIPTION
|
OCR Scan
|
LH52252A
24-Pin,
300-mil
LH52252A
24-Din.
DIP24-P-300)
LH52252
|
PDF
|
Untitled
Abstract: No abstract text available
Text: FINAL COM’L: -5/7/B/B-2/A, 10/2 a Advanced Micro Devices PAL20R8 Family 24-Pin TTL Programmable Array Logic DISTINCTIVE CHARACTERISTICS • 5-ns propagation delay ■ Power-up reset for initialization ■ Popular 24-pin architectures: 20L8, 20R8, 20R6, 20R4
|
OCR Scan
|
PAL20R8
24-Pin
28-pin
PAL20L8,
PAL20R8,
PAL20R6,
PAL20R4)
|
PDF
|
mmi pal20l8
Abstract: pal20l8 PAL20R4-7PC PAL20R8B PAL20R8 Family february 1996
Text: FINAL COM’L: -5/7/B/B-2/A, 10/2 H Advanced Micro Devices PAL20R8 Family 24-Pin TTL Programmable Array Logic DISTINCTIVE CHARACTERISTICS • 5-ns propagation delay ■ Power-up reset for initialization ■ Popular 24-pin architectures: 20L8,20R8, 20R6, 20R4
|
OCR Scan
|
PAL20R8
24-Pin
28-pin
PAL20L8,
PAL20R8,
PAL20R6,
PAL20R4)
mmi pal20l8
pal20l8
PAL20R4-7PC
PAL20R8B
PAL20R8 Family february 1996
|
PDF
|
PAL20LB
Abstract: mmi 20L8 amd part marking 20L8 PAL20L8 PAL20R4 PAL20R6 PAL20R8 PAL20L8-7
Text: F IN A L C O M 'L : -5 /7 /B /B -2 /A , 10/2 a Advanced Micro Devices PAL20R8 Family 24-Pin TTL Programmable Array Logic DISTINCTIVE CHARACTERISTICS • 5*ns propagation delay ■ Power-up reset for Initialization ■ Popular 24-pin architectures: 20L8,20R8,
|
OCR Scan
|
PAL20R8
24-Pin
PAL20R8.
PAL20R6,
PAL20R4)
PAL20R8-5
28-pin
PAL20LB
mmi 20L8
amd part marking
20L8
PAL20L8
PAL20R4
PAL20R6
PAL20L8-7
|
PDF
|
Untitled
Abstract: No abstract text available
Text: COM’L MIL Cl PAL20R8 Family Advanced Micro Devices 24-pin TTL Programmable Array Logic DISTINCTIVE CHARACTERISTICS • As fast as 7.5 ns m axim um propagation delay ■ Easy design w ith PALASM softw are ■ Popular 24-pin architectures: 20L8, 20R8, 20R6, 20R4
|
OCR Scan
|
24-pin
28-pin
PAL20R8
PAL20L8,
PAL20R8,
PAL20R6,
PAL20R4)
|
PDF
|
TL390
Abstract: No abstract text available
Text: COM’L: -5/7/B/B-2/A, 10/2 F IN A L PAL20R8 Family AdvaH niccero 24-Pin TTL Programmable Array Logic Devices DISTINCTIVE CHARACTERISTICS • 5-ns propagation delay ■ Power-up reset for initialization ■ Popular 24-pin architectures: 20L8, 20R8, 20R6, 20R4
|
OCR Scan
|
PAL20R8
24-Pin
28-pin
PAL20L8,
PAL20R8,
PAL20R6,
PAL20R4)
TL390
|
PDF
|
Untitled
Abstract: No abstract text available
Text: & FEATURES • 2 0 -2 0 0 0 MHz ■ Very Low Insertion Loss ■ High Intercept Points MODEL NO. DS0967 PIN Diode SP4T ■ TTL Driver With 2 Line BCD Control ■ Non-Reflective ■ 24 Pin DIP RF3 24 RF2 18 RF1 7 RF COM 4 RF4 1 24 PLACES E1 E2 C2 C l +5V +12V
|
OCR Scan
|
DS0967
Hz/50
|
PDF
|
|
|
Untitled
Abstract: No abstract text available
Text: FEATU RES MODEL NO. DA0953 • D C - 5 0 0 MHz ■ 1.7 dB Insertion Loss ■ 38 mV Transients GaAs 5 Section Attenuator ■ +21 dBm 0.1 dB Compression At 1 MHz ■ TTL Control 5 BIT ■ 24 Pin DIP ■ See DAT58032 for 24 Pin Flatpack RF IN/OUT 24 - ► GND
|
OCR Scan
|
DA0953
DAT58032
|
PDF
|
Untitled
Abstract: No abstract text available
Text: LH52252B FEATURES • Fast Access Times: 20/25 ns • Low Power Standby When Deselected • TTL Compatible I/O • 5 V ± 10% Supply • Fully Static Operation • Common I/O for Low Pin Count • JEDEC Standard Pinouts • Packages: 24-Pin, 300-mil DIP 24-Pin, 300-mil SOJ
|
OCR Scan
|
LH52252B
24-Pin,
300-mil
DIP24-P-300)
|
PDF
|
Untitled
Abstract: No abstract text available
Text: FEATURES SP4T MODEL NO. DS0744 • 10- 1000 MHz ■ 18 mA, +5 VDC ■ Low Insertion Loss ■ High Isolation ■ TTL Driver ■ 24 Pin Surface Mount Package ■ See DS0644 For 24 Pin DIP Version PIN Diode SP4T R F2 R F COM RF1 A W 20 18 17 2 CONT 2 T c ONT 3
|
OCR Scan
|
DS0744
DS0644
|
PDF
|
Untitled
Abstract: No abstract text available
Text: COM’L: -5/7/10/B/B-2/A MIL: -10/12/15/B/A a PAL20R8 Family Advanced Micro Devices 24-Pin TTL Programmable Array Logic DISTINCTIVE CHARACTERISTICS • As fast as 5 ns maximum propagation delay ■ Power-up reset fo r initialization ■ Popular 24-pin architectures: 20L8,20R8,
|
OCR Scan
|
-5/7/10/B/B-2/A
-10/12/15/B/A
PAL20R8
24-Pin
28-pin
PAL20L8,
PAL20R8,
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MIL: -10/12/15/B/A COM’L: -5/7/B/B-2/A, 10/2 Advanced Micro Devices PAL20R8 Family 24-Pin TTL Programmable Array Logic DISTINCTIVE CHARACTERISTICS • As fast as 5 ns maximum propagation delay ■ Power-up reset for initialization ■ Popular 24-pin architectures: 20L8.20R8,
|
OCR Scan
|
-10/12/15/B/A
PAL20R8
24-Pin
28-pin
PAL20L8,
PAL20R8,
PAL20R6,
|
PDF
|
lh52251a
Abstract: A1015A
Text: CMOS 256K x 1 Static RAM FEATURES • Fast Access Times: 25/35/45 ns • Standard 24-Pin, 300-mil DIP • Space Saving 24-Pin, 300-mil SOJ • JEDEC Standard Pinout • Separate Data Input and Output • Low Power Standby When Deselected • TTL Compatible I/O
|
OCR Scan
|
24-Pin,
300-mil
LH52251A
LH52251A
DIP24-P-300)
A1015A
|
PDF
|
Untitled
Abstract: No abstract text available
Text: COM’L: -5/7/10/B/B-2/A MIL: -10/12/15/B/A a PAL20R8 Family Advanced Micro Devices 24-Pin TTL Programmable Array Logic DISTINCTIVE CHARACTERISTICS • As fast as 5 ns maximum propagation delay ■ Power-up reset for Initialization ■ Popular 24-pin architectures: 20L8, 20R8,
|
OCR Scan
|
-5/7/10/B/B-2/A
-10/12/15/B/A
PAL20R8
24-Pin
28-pin
PAL20L8,
PAL20R8,
|
PDF
|
Untitled
Abstract: No abstract text available
Text: COM’L: -5/7/B/B-2/A, 10/2 MIL: -10/12/15/B/A Advanced Micro Devices PAL20R8 Family 24-Pin TTL Programmable Array Logic DISTINCTIVE CHARACTERISTICS • As fast as 5 ns maximum propagation delay ■ Power-up reset for initialization ■ Popular 24-pin architectures: 20L8,20R8,
|
OCR Scan
|
-10/12/15/B/A
PAL20R8
24-Pin
28-pin
PAL20L8,
PAL20R8,
PAL20R6,
|
PDF
|
LH52252
Abstract: lh52252b
Text: LH52252B FEATURES • Fast Access Times: 15/20/25 ns • Standard 24-Pin, 300-mil DIP • Space Saving 24-Pin, 300-mil SOJ • JEDEC Standard Pinouts • Low Power Standby When Deselected • TTL Compatible I/O • 5 V ± 10% Supply • Fully Static Operation
|
OCR Scan
|
LH52252B
24-Pin,
300-mil
LH52252B
DIP24-P-300)
LH52252
|
PDF
|
Untitled
Abstract: No abstract text available
Text: COM’L PLS167-33, PLSCE167H-33 PLS168-33, PLSCE168H-33 Advanced Micro Devices 24-Pin TTL/CMOS Programmable Logic Sequencers DISTINCTIVE CHARACTERISTICS • ■ Field-programmable replacement for sequential control logic User-programmable pin for asynchronous
|
OCR Scan
|
PLS167-33,
PLSCE167H-33
PLS168-33,
PLSCE168H-33
24-Pin
28-pin
2905-013A
PLS167/168
|
PDF
|
