P-51
Abstract: No abstract text available
Text: 1 5 P- Peripheral 8051 System on a Chip P-51 Features All 8051/52 resources: EISA/PC-104 interface: ! ! ! ! ! ! ! ! VDD P1.7 P1.6 P1.5 P1.4 P1.3 P1.2 P1.1 P1.0 BCLK RFRSH GND GND GND IRQ15 IRQ14 IRQ12 IRQ11 IRQ10 IRQ9 IRQ7 IRQ6 IRQ5 IRQ4 IRQ3 45 EISA signals supported.
|
Original
|
PDF
|
EISA/PC-104
IRQ15
IRQ14
IRQ12
IRQ11
IRQ10
P-51
|
SOH28
Abstract: M48Z35AV
Text: M48Z35AV 5.0V or 3.3V, 256Kbit 32Kbit x 8 ZEROPOWER SRAM Features • Integrated, ultra low power SRAM, power-fail control circuit, and battery ■ READ cycle time equals WRITE cycle time ■ Battery low flag (BOK) ■ Automatic power-fail chip deselect and WRITE
|
Original
|
PDF
|
M48Z35AV
256Kbit
32Kbit
28-lead
PCDIP28
M48Z35AV:
SOH28
M48Z35AV
|
STANDARD DIN 6784
Abstract: No abstract text available
Text: M48Z35AV 5.0 V or 3.3 V, 256 Kbit 32 Kbit x 8 ZEROPOWER SRAM Not recommended for new design Features • Integrated, ultra low power SRAM, power-fail control circuit, and battery ■ READ cycle time equals WRITE cycle time ■ Battery low flag (BOK) ■
|
Original
|
PDF
|
M48Z35AV
M48Z35AV:
28-lead
STANDARD DIN 6784
|
COP*ACC7
Abstract: No abstract text available
Text: COP8ACC5 8-Bit CMOS ROM Based Microcontrollers with 4k Memory and High Resolution A/D General Description The COP8ACC5 ROM based microcontrollers are highly integrated COP8 Feature core devices with 4k memory and advanced features including a High-Resolution A/D. These
|
Original
|
PDF
|
8ACC528M8XXX
COP8ACC528M9XXX
COP8ACC528N8XXX
COP8ACC528N9XXX
20-Apr-2000)
17-Jul-2000]
COP*ACC7
|
M48Z35AV
Abstract: SOH28
Text: M48Z35AV 5.0 V or 3.3 V, 256 Kbit 32 Kbit x 8 ZEROPOWER SRAM Features • Integrated, ultra low power SRAM, power-fail control circuit, and battery ■ READ cycle time equals WRITE cycle time ■ Battery low flag (BOK) ■ Automatic power-fail chip deselect and WRITE
|
Original
|
PDF
|
M48Z35AV
M48Z35AV:
28-lead
PCDIP28
M48Z35AV
SOH28
|
VUINT16
Abstract: TPU MASK AN1778 MPC500 MPC555 TPUPN03
Text: Freescale Semiconductor, Inc. Application Note AN2363/D Rev. 0, 10/2002 Freescale Semiconductor, Inc. Using the Frequency Measurement TPU Function FQM with the MPC500 Family Randy Dees TECD Applications This TPU Programming Note is intended to provide simple C interface routines to the
|
Original
|
PDF
|
AN2363/D
MPC500
MPC500
16-bit
VUINT16
TPU MASK
AN1778
MPC555
TPUPN03
|
DIN 6784
Abstract: M48Z35AV SOH28
Text: M48Z35AV 5.0 V or 3.3 V, 256 Kbit 32 Kbit x 8 ZEROPOWER SRAM Not recommended for new design Features • Integrated, ultra low power SRAM, power-fail control circuit, and battery ■ READ cycle time equals WRITE cycle time ■ Battery low flag (BOK) ■
|
Original
|
PDF
|
M48Z35AV
M48Z35AV:
28-lead
DIN 6784
M48Z35AV
SOH28
|
Untitled
Abstract: No abstract text available
Text: M48Z35AV 5.0 V or 3.3 V, 256 Kbit 32 Kbit x 8 ZEROPOWER SRAM Not recommended for new design Features • Integrated, ultra low power SRAM, power-fail control circuit, and battery ■ READ cycle time equals WRITE cycle time ■ Battery low flag (BOK) ■
|
Original
|
PDF
|
M48Z35AV
M48Z35AV:
28-lead
|
vuint16
Abstract: singlestep AN1778 MPC500 MPC555 TPUPN03 VUINT32 0x306002
Text: Freescale Semiconductor Application Note AN2363/D Rev. 0, 10/2002 Freescale Semiconductor, Inc. Using the Frequency Measurement TPU Function FQM with the MPC500 Family Randy Dees TECD Applications This TPU Programming Note is intended to provide simple C interface routines to the
|
Original
|
PDF
|
AN2363/D
MPC500
MPC500
16-bit
vuint16
singlestep
AN1778
MPC555
TPUPN03
VUINT32
0x306002
|
Untitled
Abstract: No abstract text available
Text: 7 8 THIS DRAWING IS UNPUBLISHED. C COPYRIGHT RELEASED FOR PUBLICATION 6 5 4 2 19 LOC ALL RIGHTS RESERVED. 19 SECTION PART NUMBER #284478-1 FOR REF. AS SHOWN SECTION 3 A-A I 6 B-B X =5x N.POS-1 26.9 1 REVISIONS DIST - P LTR 5 REF. REF. 0.3 A DATE DWN APVD
|
Original
|
PDF
|
ECR-13-006760)
22APR2013
ECR-13-010922)
10JUL2013
ECR-13-011961)
26JUL2013
04AUG2011
ECR-11-016096)
20APR2000
|