16KX8
Abstract: X76F128 X76F
Text: X76F128 128K 16Kx8+64x8 Secure FEATURES DESCRIPTION • 64-bit Password Security —Five 64-bit Passwords for Read, Program and Reset • 16384 Byte+64 Byte Password Protected Arrays —Seperate Read Passwords —Seperate Write Passwords —Reset Password
|
Original
|
X76F128
16Kx8
64-bit
32-bit
400kHz
X76F128
X76F
|
PDF
|
AMD27C128
Abstract: 5962-8766105YC 5962-8766106XA GDIP1-T28 5962-8766102XA QP27C128
Text: QP27C128 April 7, 2009 QP27C128 – 128 Kilobit 16K x 8 CMOS EPROM General Description The QP27C128 is a 16Kx8 (128-Kbit), UV erasable programmable read-only memory. It operates from a single +5 V supply, has a static standby mode, and features fast single address location programming. The QP27C128 meets the
|
Original
|
QP27C128
QP27C128
16Kx8
128-Kbit)
27C128
Mil-Std-1835
Mil-Std-883
AMD27C128
5962-8766105YC
5962-8766106XA
GDIP1-T28
5962-8766102XA
|
PDF
|
405C
Abstract: 948AL Q100
Text: CAT25128 128-Kb SPI Serial CMOS EEPROM Description The CAT25128 is a 128−Kb Serial CMOS EEPROM device internally organized as 16Kx8 bits. This features a 64−byte page write buffer and supports the Serial Peripheral Interface SPI protocol. The device is enabled through a Chip Select (CS) input. In addition, the
|
Original
|
CAT25128
128-Kb
CAT25128
16Kx8
64-byte
751BD
511AK
646AA
405C
948AL
Q100
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CAT25128 128-Kb SPI Serial CMOS EEPROM Description The CAT25128 is a 128−Kb Serial CMOS EEPROM device internally organized as 16Kx8 bits. This features a 64−byte page write buffer and supports the Serial Peripheral Interface SPI protocol. The device is enabled through a Chip Select (CS) input. In addition, the
|
Original
|
CAT25128
128-Kb
CAT25128
16Kx8
CAT25128/D
|
PDF
|
405C
Abstract: 948AL Q100 25128vi
Text: CAT25128 128-Kb SPI Serial CMOS EEPROM Description The CAT25128 is a 128−Kb Serial CMOS EEPROM device internally organized as 16Kx8 bits. This features a 64−byte page write buffer and supports the Serial Peripheral Interface SPI protocol. The device is enabled through a Chip Select (CS) input. In addition, the
|
Original
|
CAT25128
128-Kb
CAT25128
16Kx8
64-byte
751BD
511AK
646AA
405C
948AL
Q100
25128vi
|
PDF
|
Untitled
Abstract: No abstract text available
Text: This X76F128 device has been acquired by IC MICROSYSTEMS from Xicor; Inc. X76F128 128K 16Kx8+64x8 Secure FEATURES DESCRIPTION •64-bit Password Security —Five 64-bit Passwords for Read, Program and Reset •16384 Byte+64 Byte Password Protected Arrays The X76F128 is a Password Access Security Supervisor,
|
Original
|
X76F128
X76F128
16Kx8
64-bit
131072-bit
512-bit
|
PDF
|
405C
Abstract: 948AL Q100 25128vi CAT25128VP2IGT3D
Text: CAT25128 128-Kb SPI Serial CMOS EEPROM Description The CAT25128 is a 128−Kb Serial CMOS EEPROM device internally organized as 16Kx8 bits. This features a 64−byte page write buffer and supports the Serial Peripheral Interface SPI protocol. The device is enabled through a Chip Select (CS) input. In addition, the
|
Original
|
CAT25128
128-Kb
CAT25128
16Kx8
64-byte
751BD
511AK
646AA
405C
948AL
Q100
25128vi
CAT25128VP2IGT3D
|
PDF
|
2x3mm
Abstract: AEC-Q100 EDR-7320 MS-001 25128 CAT25128VI-GT3 cat25128
Text: CAT25128 128-Kb SPI Serial CMOS EEPROM FEATURES DESCRIPTION 10 MHz SPI compatible The CAT25128 is a 128-Kb Serial CMOS EEPROM device internally organized as 16Kx8 bits. This features a 64-byte page write buffer and supports the Serial Peripheral Interface SPI protocol. The device
|
Original
|
CAT25128
128-Kb
CAT25128
16Kx8
64-byte
MD-1130
2x3mm
AEC-Q100
EDR-7320
MS-001
25128
CAT25128VI-GT3
|
PDF
|
X76F128
Abstract: a512-byte
Text: X76F128 128K 16Kx8+64x8 Secure SerialFlash FEATURES DESCRIPTION • 64-bit Password Security —Five 64-bit Passwords for Read, Program and Reset • 16384 Byte+64 Byte Password Protected Arrays —Seperate Read Passwords —Seperate Write Passwords —Reset Password
|
Original
|
X76F128
16Kx8
64-bit
32-bit
400kHz
X76F128
a512-byte
|
PDF
|
CYC199
Abstract: sram cross reference CYPRESS SAMSUNG CROSS REFERENCE W24257AK Cypress CROSS 9042 issi w2425 IS1C64AH idt cross reference
Text: High Speed SRAM Cross Reference Guide Part No. Density bits Org. Voltage Access Pins Time (ns) (bits) Package W2465AJ 64K 8Kx8 5V 12 28 J:SOJ W24129AJ W24L257AJ,Q 128K 256K 16Kx8 32Kx8 5V 3.3V 12 12, 15 28 28 J:SOJ J:SOJ/Q:STSOP W24257AK,J,Q,S 256K 32Kx8
|
Original
|
W2465AJ
W24129AJ
W24L257AJ
16Kx8
32Kx8
W24257AK
W24512AJ
W26L010AJ
AT-12
CYC199
sram cross reference
CYPRESS SAMSUNG CROSS REFERENCE
Cypress CROSS
9042
issi
w2425
IS1C64AH
idt cross reference
|
PDF
|
DPRAM
Abstract: 256K DPRAM 16Kx8 sram 16kx8 64Kx8 100TQFP AL5DS9069V AL5DS9079V 32Kx16 AL5DS9099V
Text: DPRAM Design Methodology AverLogic Technologies Corp. Synchronous Dual-Port SRAM AL5DS9xx9V Selection Guide Device AL5DS9xxxV Configuration Density #bits AL5DS9069V 16Kx8 128K AL5DS9079V 32Kx8 256K AL5DS9089V 64Kx8 512K AL5DS9099V 128Kx8 1M AL5DS9159V 8Kx9
|
Original
|
AL5DS9069V
16Kx8
AL5DS9079V
32Kx8
AL5DS9089V
64Kx8
AL5DS9099V
128Kx8
AL5DS9159V
AL5DS9169V
DPRAM
256K DPRAM
16Kx8
sram 16kx8
64Kx8
100TQFP
AL5DS9069V
AL5DS9079V
32Kx16
AL5DS9099V
|
PDF
|
25128vi
Abstract: 25128LI 25128VE TDFN-8 eeprom CAT25128VE-GT3
Text: CAT25128 128-Kb SPI Serial CMOS EEPROM Description The CAT25128 is a 128−Kb Serial CMOS EEPROM device internally organized as 16Kx8 bits. This features a 64−byte page write buffer and supports the Serial Peripheral Interface SPI protocol. The device is enabled through a Chip Select (CS) input. In addition, the
|
Original
|
CAT25128
128-Kb
16Kx8
64-byte
751BD
511AK
517AZ
25128vi
25128LI
25128VE
TDFN-8 eeprom
CAT25128VE-GT3
|
PDF
|
25128E
Abstract: TDFN-8 eeprom S28E CAT25128VE-GT3 TDFN8 a5
Text: CAT25128 128-Kb SPI Serial CMOS EEPROM Description The CAT25128 is a 128−Kb Serial CMOS EEPROM device internally organized as 16Kx8 bits. This features a 64−byte page write buffer and supports the Serial Peripheral Interface SPI protocol. The device is enabled through a Chip Select (CS) input. In addition, the
|
Original
|
CAT25128
128-Kb
16Kx8
64-byte
CAT25128/D
25128E
TDFN-8 eeprom
S28E
CAT25128VE-GT3
TDFN8 a5
|
PDF
|
Untitled
Abstract: No abstract text available
Text: X76F128 128K 16Kx8+64x8 Secure DESCRIPTION • 64-bit Password Security —Five 64-bit Passwords for Read, Program and Reset • 16384 Byte+64 Byte Password Protected Arrays —Seperate Read Passwords —Seperate Write Passwords —Reset Password • Programmable Passwords
|
Original
|
X76F128
16Kx8
64-bit
32-bit
400kHz
|
PDF
|
|
|
Untitled
Abstract: No abstract text available
Text: CAT25128 128-Kb SPI Serial CMOS EEPROM Description The CAT25128 is a 128−Kb Serial CMOS EEPROM device internally organized as 16Kx8 bits. This features a 64−byte page write buffer and supports the Serial Peripheral Interface SPI protocol. The device is enabled through a Chip Select (CS) input. In addition, the
|
Original
|
CAT25128
128-Kb
CAT25128
16Kx8
CAT25128/D
|
PDF
|
25128E
Abstract: CAV25128VE-GT3 CAV25128
Text: CAV25128 128-Kb SPI Serial CMOS EEPROM Description The CAV25128 is a 128−Kb Serial CMOS EEPROM device internally organized as 16Kx8 bits. This features a 64−byte page write buffer and supports the Serial Peripheral Interface SPI protocol. The device is enabled through a Chip Select (CS) input. In addition, the
|
Original
|
CAV25128
128-Kb
16Kx8
64-byte
CAV25128/D
25128E
CAV25128VE-GT3
|
PDF
|
25128E
Abstract: TDFN-8 eeprom S28E
Text: CAT25128 128-Kb SPI Serial CMOS EEPROM Description The CAT25128 is a 128−Kb Serial CMOS EEPROM device internally organized as 16Kx8 bits. This features a 64−byte page write buffer and supports the Serial Peripheral Interface SPI protocol. The device is enabled through a Chip Select (CS) input. In addition, the
|
Original
|
CAT25128
128-Kb
16Kx8
64-byte
751BD
511AK
517AZ
25128E
TDFN-8 eeprom
S28E
|
PDF
|
27128 pin diagram
Abstract: intel EPROM 27128 PROGRAM 27128 INTEL 27128 27128 eprom intel 27128 block diagram 23/INTEL 27128A INTEL 27256 EPROM intel 8051 40 pin INTEL 27128A EPROM
Text: intéT 27128A ADVANCED 128K 16Kx8 UV ERASABLE PROM • inteligent Programming Algorithm — Fastest EPROM Programming ■ inteligent Programming™ Mode —Automated Programming Operations ■ Compatible with 2764A, 27128, 27256 ■ ± 10% Vcc Tolerance Available
|
OCR Scan
|
7128A
16Kx8)
072-bit
072-BIT
S7128A
27128 pin diagram
intel EPROM 27128
PROGRAM 27128
INTEL 27128
27128 eprom intel
27128 block diagram
23/INTEL 27128A
INTEL 27256 EPROM
intel 8051 40 pin
INTEL 27128A EPROM
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 128K X76F128 16Kx8+64x8 Secure SerialFlash FEATURES DESCRIPTION • 64-bit Password Security — Five 64-bit Passwords for Read, Program and Reset • 16384 Byte+64 Byte Password Protected Arrays — Seperate Read Passwords — Seperate W rite Passwords — Reset Password
|
OCR Scan
|
X76F128
16Kx8
64-bit
32-bit
400kHz
|
PDF
|
fzt 571
Abstract: No abstract text available
Text: /= T SG S-THOMSON * 7 . # . It; L i« « ® M 27128A NMOS 128K 16Kx8 UV EPROM • FAST ACCESS TIME: 200ns ■ EXTENDED TEMPERATURE RANGE ■ SINGLE 5 V SUPPLY VOLTAGE ■ LOW STANDBY CURRENT: 40mA max ■ TTL COMPATIBLE DURING READ and PROGRAM ■ FAST PROGRAMMING ALGORITHM
|
OCR Scan
|
200ns
7128A
16Kx8)
M27128A
G0bfl442
M27128A
FDIP28W
FDIP28W
Q0bfl443
fzt 571
|
PDF
|
Untitled
Abstract: No abstract text available
Text: U 128K X76F128 K 16Kx8+64x8 Secure SerialFlash FEATURES DESCRIPTION • 64-bit Password Security — Five 64-bit Passwords for Read, Program and Reset • 16384 Byte+64 Byte Password Protected Arrays — Seperate Read Passwords — Seperate Write Passwords
|
OCR Scan
|
X76F128
16Kx8
64-bit
32-bit
400kHz
|
PDF
|
PAC1000
Abstract: WSI MagicPro II Programmer AP1685
Text: Programmable Peripheral MAP168 DSP Peripheral with Memory Features First-generation Program mable System Device PSD Program mable Security User-Configurable Peripheral with Memory Protects program code 16Kx8 EPROM PSD integrated software environm ent PC-XT/AT/PS2 platform support
|
OCR Scan
|
MAP168
16Kx8
8Kx16
2Kx16
44-pin
PAC1000
WSI MagicPro II Programmer
AP1685
|
PDF
|
Untitled
Abstract: No abstract text available
Text: UK 128K X76F128 16Kx8+64x8 Secure SerialFlash FEATURES DESCRIPTION • 64-bit Password Security — Five 64-bit Passwords for Read, Program and Reset • 16384 Byte+64 Byte Password Protected Arrays — Seperate Read Passwords — Seperate Write Passwords
|
OCR Scan
|
X76F128
16Kx8
64-bit
32-bit
400kHz
|
PDF
|
IDT7M145S
Abstract: A0LA
Text: .¿ îy tIJ Ib llS ig l IN T E G R A T E D D E V IC E 3ÔE D • M A 2 S 7 7 1 GOObflST T - H ¿ jijp N „ 16Kx8 fjp d y 1 6 K x 8 ID T 7 M 1 4 5 or 8 K x 8 (ID T 7 M 1 4 4 ) op tion u s e d w ith M A S T E R ID T 7 M 1 3 4 or ID T 7 M 1 3 5 m odu les
|
OCR Scan
|
16Kx8
IDT7M144S
IDT7M145S
IDT7M144S/145S
8K/16K
MIL-STD-883,
17M144
17M145
IDT7M145S
A0LA
|
PDF
|
