lga 1156
Abstract: irf 536 SCL 1058 L6 marking 5-pin marking code 3SC transistor HD64F2378BVFQ transistor fp 1016 Darlington pair IC schematic irf 830 datasheet 4435* mos
Text: REJ09B0109-0500 The revision list can be viewed directly by clicking the title page. The revision list summarizes the locations of revisions and additions. Details should always be checked by referring to the relevant text. 16 H8S/2378, H8S/2378R Group Hardware Manual
|
Original
|
PDF
|
REJ09B0109-0500
H8S/2378,
H8S/2378R
16-Bit
Family/H8S/2300
lga 1156
irf 536
SCL 1058
L6 marking 5-pin
marking code 3SC transistor
HD64F2378BVFQ
transistor fp 1016
Darlington pair IC schematic
irf 830 datasheet
4435* mos
|
schematic diagram PC Power supply 500w
Abstract: schematic diagram of laptop inverter compaq relay rs-5 HA 1156 R kds 97 45 PN-3320 R6764 400H 420H RC336LD
Text: 5&/'DQG5&/' 0RGHP'HYLFH6HWVIRU3RUWDEOH$SSOLFDWLRQV 'HVLJQHU V*XLGH 3UHOLPLQDU\ 2UGHU 1R 5HY 1RYHPEHU RC56LD and RC336LD Modem Device Sets Designer’s Guide NOTICE Information furnished by Rockwell International Corporation is believed to be accurate and reliable. However, no responsibility
|
Original
|
PDF
|
RC56LD
RC336LD
schematic diagram PC Power supply 500w
schematic diagram of laptop inverter compaq
relay rs-5
HA 1156 R
kds 97 45
PN-3320
R6764
400H
420H
|
R6764
Abstract: 600 729 EIA/TIA 578 IC LM386 PN-3320 scr power controls schematic 400H 420H RC144LD RC336
Text: 5&/'5&/'DQG5&/' 0RGHP'HYLFH6HWVIRU/RZ3RZHU$SSOLFDWLRQV 'HVLJQHU V*XLGH Doc. No. 1156, Rev. 5 January 27, 1999 RC56LD, RC336LD, and RC144LD Modem Device Sets Designer’s Guide Information provided by Conexant Systems, Inc. is believed to be accurate and reliable. However, no responsibility is assumed by Conexant
|
Original
|
PDF
|
RC56LD,
RC336LD,
RC144LD
K56flex
SO990121
R6764
600 729
EIA/TIA 578
IC LM386
PN-3320
scr power controls schematic
400H
420H
RC336
|
LFE3-150EA-8FN1156C
Abstract: LFE3-70EA-6FN672C lfe3-17ea-6fn484c lfe3 LFE3-17EA6FN484C LFE3-17EA
Text: LatticeECP3 Family Data Sheet DS1021 Version 02.0EA, November 2011 LatticeECP3 Family Data Sheet Introduction November 2011 Data Sheet DS1021 Features • Dedicated read/write levelling functionality • Dedicated gearing logic • Source synchronous standards support
|
Original
|
PDF
|
DS1021
DS1021
8b10b,
10-bit
LatticeECP3-17EA,
328-ball
LFE3-150EA-8FN1156C
LFE3-70EA-6FN672C
lfe3-17ea-6fn484c
lfe3
LFE3-17EA6FN484C
LFE3-17EA
|
ECP3EA
Abstract: LFE3-95EA-6FN484C Socket 1156 VID pinout DDR3 timing lfe3-17ea-6fn484c lfe3 LFE3-17EA6FN484C
Text: LatticeECP3 Family Data Sheet DS1021 Version 02.2EA, April 2012 LatticeECP3 Family Data Sheet Introduction February 2012 Data Sheet DS1021 Features • Dedicated read/write levelling functionality • Dedicated gearing logic • Source synchronous standards support
|
Original
|
PDF
|
DS1021
DS1021
8b10b,
10-bit
LatticeECP3-17EA,
328-ball
ECP3EA
LFE3-95EA-6FN484C
Socket 1156 VID pinout
DDR3 timing
lfe3-17ea-6fn484c
lfe3
LFE3-17EA6FN484C
|
fr 3709 z
Abstract: No abstract text available
Text: LatticeECP3 Family Data Sheet DS1021 Version 02.3EA, June 2013 LatticeECP3 Family Data Sheet Introduction February 2012 Data Sheet DS1021 Features • Dedicated read/write levelling functionality • Dedicated gearing logic • Source synchronous standards support
|
Original
|
PDF
|
DS1021
DS1021
8b10b,
10-bit
fr 3709 z
|
Untitled
Abstract: No abstract text available
Text: LatticeECP3 Family Data Sheet DS1021 Version 02.4EA, September 2013 LatticeECP3 Family Data Sheet Introduction February 2012 Data Sheet DS1021 Features • Dedicated read/write levelling functionality • Dedicated gearing logic • Source synchronous standards support
|
Original
|
PDF
|
DS1021
DS1021
8b10b,
10-bit
|
Untitled
Abstract: No abstract text available
Text: LatticeECP3 Family Data Sheet DS1021 Version 02.1EA, February 2012 LatticeECP3 Family Data Sheet Introduction February 2012 Data Sheet DS1021 Features • Dedicated read/write levelling functionality • Dedicated gearing logic • Source synchronous standards support
|
Original
|
PDF
|
DS1021
DS1021
8b10b,
10-bit
other3-17EA,
328-ball
LatticeECP3-17EA,
|
Untitled
Abstract: No abstract text available
Text: Frequency Synthesizer 50Ω KSN-1150A-119+ 1150 to 1160 MHz The Big Deal • Low phase noise and spurious • Robust design and construction • Small size 0.80" x 0.58" x 0.15" CASE STYLE: DK801 Product Overview The KSN-1150A-119+ is a Frequency Synthesizer, designed to operate from 1150 to 1160
|
Original
|
PDF
|
KSN-1150A-119+
DK801
KSN-115
ESN-2150P-12
KSN-1150A-119
|
ADF4106
Abstract: No abstract text available
Text: Frequency Synthesizer 50Ω KSN-1150A-119+ 1150 to 1160 MHz The Big Deal • Low phase noise and spurious • Robust design and construction • Small size 0.80" x 0.58" x 0.15" CASE STYLE: DK801 Product Overview The KSN-1150A-119+ is a Frequency Synthesizer, designed to operate from 1150 to 1160
|
Original
|
PDF
|
KSN-1150A-119+
DK801
ADF4106
|
Untitled
Abstract: No abstract text available
Text: Frequency Synthesizer 50Ω KSN-1150A-119+ 1150 to 1160 MHz The Big Deal • Low phase noise and spurious • Robust design and construction • Small size 0.80" x 0.58" x 0.15" CASE STYLE: DK801 Product Overview The KSN-1150A-119+ is a Frequency Synthesizer, designed to operate from 1150 to 1160
|
Original
|
PDF
|
KSN-1150A-119+
DK801
|
Untitled
Abstract: No abstract text available
Text: LatticeECP3 Family Data Sheet DS1021 Version 02.7EA, April 2014 LatticeECP3 Family Data Sheet Introduction February 2012 Data Sheet DS1021 Features • Dedicated read/write levelling functionality • Dedicated gearing logic • Source synchronous standards support
|
Original
|
PDF
|
DS1021
DS1021
8b10b,
10-bit
|
Untitled
Abstract: No abstract text available
Text: LatticeECP3 Family Data Sheet DS1021 Version 02.6EA, March 2014 LatticeECP3 Family Data Sheet Introduction February 2012 Data Sheet DS1021 Features • Dedicated read/write levelling functionality • Dedicated gearing logic • Source synchronous standards support
|
Original
|
PDF
|
DS1021
DS1021
8b10b,
10-bit
|
Untitled
Abstract: No abstract text available
Text: LatticeECP3 Family Data Sheet DS1021 Version 02.5EA, February 2014 LatticeECP3 Family Data Sheet Introduction February 2012 Data Sheet DS1021 Features • Dedicated read/write levelling functionality • Dedicated gearing logic • Source synchronous standards support
|
Original
|
PDF
|
DS1021
DS1021
8b10b,
10-bit
|
|
|
LFE3-17EA
Abstract: DS1021 ECP3-35 ECP3-95 LFE3-17EA-7FN484C lfe370e6fn672i LFE3-70EA8FN672 lfe3-70e 4420 ba LFE3-70EA-7FN484C
Text: LatticeECP3 Family Data Sheet Preliminary DS1021 Version 01.6, March 2010 LatticeECP3 Family Data Sheet Introduction November 2009 Preliminary Data Sheet DS1021 Features • Dedicated read/write levelling functionality • Dedicated gearing logic • Source synchronous standards support
|
Original
|
PDF
|
DS1021
DS1021
8b10b,
10-bit
LFE3-150EA
LatticeECP3-70EA
LatticeECP395EA
LatticeECP3-95EA
LFE3-17EA
ECP3-35
ECP3-95
LFE3-17EA-7FN484C
lfe370e6fn672i
LFE3-70EA8FN672
lfe3-70e
4420 ba
LFE3-70EA-7FN484C
|
Untitled
Abstract: No abstract text available
Text: SE C E U DA L R a T R A tt EN S ic e T HE EC IN E P FO T 3 F R O EA M R A TI O N LatticeECP3 Family Data Sheet Preliminary DS1021 Version 01.6, March 2010 LatticeECP3 Family Data Sheet Introduction November 2009 Preliminary Data Sheet DS1021 Features • Dedicated read/write levelling functionality
|
Original
|
PDF
|
DS1021
DS1021
LFE3-150EA
LatticeECP3-70EA
LatticeECP395EA
LatticeECP3-95EA
|
LFE3-17EA-6FN484C
Abstract: LFE3-17EA-6FTN256C LFE3-17EA-7FTN256C LFE3-17EA-7FTN256I ECP3-150 ECP3-150EA LFE3-35EA-7FTN256C ECP3-35 LFE3-17EA-8FN484C LFE3-17EA6FN484C
Text: LatticeECP3 Family Data Sheet Preliminary DS1021 Version 01.5, November 2009 LatticeECP3 Family Data Sheet Introduction November 2009 Preliminary Data Sheet DS1021 Features • Dedicated read/write levelling functionality • Dedicated gearing logic • Source synchronous standards support
|
Original
|
PDF
|
DS1021
DS1021
8b10b,
10-bit
LFE3-150EA
LFE3-17EA-6FN484C
LFE3-17EA-6FTN256C
LFE3-17EA-7FTN256C
LFE3-17EA-7FTN256I
ECP3-150
ECP3-150EA
LFE3-35EA-7FTN256C
ECP3-35
LFE3-17EA-8FN484C
LFE3-17EA6FN484C
|
clock generator of computer motherboard
Abstract: CBL-0341L CSE-815TQ-330UB FAN-0086L4 socket lga 1156 CBL-0230L MATROX WPCM450 MOTHERBOARD INTEL 815 EEPROM 16MB
Text: Contact Us Advanced Search Reseller Resource Center SuperServer 5016I-NTF Products Systems 1U [ 5016I-NTF ] Key Features Integrated Board 1. Intel Xeon® X3400 / L3400 series, Core i3 & Pentium ® processors with LGA 1156 socket 2. Up to 32GB DDR3 1333/1066/800MHz
|
Original
|
PDF
|
5016I-NTF
X3400
L3400
1333/1066/800MHz
82574L
SYS-5016I-NTF
5016Is
SC813
CBL-0061L
clock generator of computer motherboard
CBL-0341L
CSE-815TQ-330UB
FAN-0086L4
socket lga 1156
CBL-0230L
MATROX
WPCM450
MOTHERBOARD INTEL 815
EEPROM 16MB
|
LFE3-17EA
Abstract: LFE3-35EA-6FN484C DS1021 ECP3-35 ECP3-95 16x4-Bit convolution encoders LFE335EA6FN484C LFE3-35EA-8FN484C LFE3-95EA-6FN484C
Text: LatticeECP3 Family Data Sheet DS1021 Version 01.9EA, July 2011 LatticeECP3 Family Data Sheet Introduction December 2010 Data Sheet DS1021 Features • Dedicated read/write levelling functionality • Dedicated gearing logic • Source synchronous standards support
|
Original
|
PDF
|
DS1021
DS1021
8b10b,
10-bit
LatticeECP3-17EA
256-ball
LatticeECP-35EA
256ball
LFE3-17EA
LFE3-35EA-6FN484C
ECP3-35
ECP3-95
16x4-Bit
convolution encoders
LFE335EA6FN484C
LFE3-35EA-8FN484C
LFE3-95EA-6FN484C
|
ECP3EA
Abstract: LFE3-70EA-6FN672C LFE3-70EA-6FN672I lfe3-17ea-6fn484c lfe3 LFE3-17EA6FN484C LFE3-17EA
Text: LatticeECP3 Family Data Sheet DS1021 Version 01.8EA, April 2011 LatticeECP3 Family Data Sheet Introduction December 2010 Data Sheet DS1021 Features • Dedicated read/write levelling functionality • Dedicated gearing logic • Source synchronous standards support
|
Original
|
PDF
|
DS1021
DS1021
8b10b,
10-bit
ECP3EA
LFE3-70EA-6FN672C
LFE3-70EA-6FN672I
lfe3-17ea-6fn484c
lfe3
LFE3-17EA6FN484C
LFE3-17EA
|
AT71-ATM2M60M-B0
Abstract: 2M30 2M60 BG38 "frame grabber"
Text: Main Features • • • • • • • • • • • • High Sensitivity and High SNR Performance 2/3" CMOS Sensor Total Resolution of 2.5M with 5 µm Square Pixels High Data Rate: 150 Mpixels/s Provides 60 Frame/s at 2M Resolution (for 2M60) Camera Link Data Format (Base Configuration - 2 Channels)
|
Original
|
PDF
|
12-bit
5440B
AT71-ATM2M60M-B0
2M30
2M60
BG38
"frame grabber"
|
Untitled
Abstract: No abstract text available
Text: TSP3 Traffic Stream Processor M27482 622 Mbps Programmable Traffic Management and Layer 2 Interworking Processor The M27482 is based on a third-generation traffic stream processor architecture TSP3 and is targeted for a variety of programmable traffic management and Layer 2 interworking
|
Original
|
PDF
|
M27482
M27482
|
RFC-2684
Abstract: tcam RFC2684
Text: TSP3 Traffic Stream Processor M27482 622 Mbps Programmable Traffic Management and Layer 2 Interworking Processor The M27482 is based on a third-generation traffic stream processor architecture TSP3 and is targeted for a variety of programmable traffic management and Layer 2 interworking
|
Original
|
PDF
|
M27482
M27482
RFC-2684
tcam
RFC2684
|
M27483
Abstract: RFC-2684 RFC2684
Text: TSP3 Traffic Stream Processor M 2 74 8 3 2.5 Gbps Programmable Traffic Management and Layer 2 Interworking Processor The M27483 is based on a third-generation traffic stream processor architecture TSP3 and is targeted for a variety of programmable traffic management and Layer 2 interworking
|
Original
|
PDF
|
M27483
RFC-2684
RFC2684
|
