Untitled
Abstract: No abstract text available
Text: 7 8 THIS DRAWING IS UNPUBLISHED. C COPYRIGHT 20 BY - RELEASED FOR PUBLICATION 6 5 4 3 2 1 20 REVISIONS ALL RIGHTS RESERVED. P LTR DESCRIPTION ECO-14-008653 D DWN APVD JM 10JUN2014 LS 1 MATERIAL: PANEL - STEEL, POWDER COAT, BLACK. JUMPER TROUGH: -1 POLYCARBONATE MOLDING COMPOUND, IVORY.
|
Original
|
ECO-14-008653
10JUN2014
10MAR97
110XC
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 4 THIS DRAWING IS UNPUBLISHED. C COPYRIGHT 2005 2 3 RELEASED FOR PUBLICATION Tyco Electronics AMP GmbH 2005 LOC AI ALL RIGHTS RESERVED. 1 REVISIONS DIST - P DESCRIPTION LTR J1 DATE REVISED PER ECR-14-008397 DWN APVD RS 10JUN2014 DD D D 7.55 5.3 22.5 Remarks:
|
Original
|
ECR-14-008397
10JUN2014
H03VVH2-F
08FEB2005
29SEP2006
|
PDF
|
Untitled
Abstract: No abstract text available
Text: UCC1921 UCC2921 UCC3921 Latchable Negative Floating Hot Swap Power Manager FEATURES DESCRIPTION • Precision Fault Threshold The UCC3921 family of negative floating hot swap power managers provides complete power management, hot swap, and fault handling capability. The IC is referenced to the negative input voltage and is powered
|
Original
|
UCC1921
UCC2921
UCC3921
UCC3921
|
PDF
|
Untitled
Abstract: No abstract text available
Text: uA9636AC DUAL LINE DRIVER WITH ADJUSTABLE SLEW RATE SLLS110B – OCTOBER 1980 – REVISED MAY 1995 D D D D D D D OR P PACKAGE TOP VIEW Meets or Exceeds the Requirements of ANSI Standards EIA/TIA-423-B and -232-E and ITU Recommendations V.10 and V.28 Output Slew Rate Control
|
Original
|
uA9636AC
SLLS110B
EIA/TIA-423-B
-232-E
DS9636A
uA9636AC
EIA/TIA-232-E
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Actual Size 3,00 mm x 3,00 mm www.ti.com Actual Size (3,00 mm x 3,00 mm) TPS79201, TPS79225 TPS79228, TPS79230 SLVS337B – MARCH 2001 – REVISED MAY 2002 ULTRALOW-NOISE, HIGH PSRR, FAST RF 100-mA LOW-DROPOUT LINEAR REGULATORS FEATURES D 100-mA Low-Dropout Regulator With EN
|
Original
|
TPS79201,
TPS79225
TPS79228,
TPS79230
SLVS337B
100-mA
100-mA
TPS792xx
|
PDF
|
Untitled
Abstract: No abstract text available
Text: UC1835 UC1836 UC2835 UC2836 UC3835 UC3836 High Efficiency Regulator Controller FEATURES DESCRIPTION • Complete Control for a High Current, Low Dropout, Linear Regulator • Fixed 5V or Adjustable Output Voltage • Accurate 2.5A Current Limiting with Foldback
|
Original
|
UC1835
UC1836
UC2835
UC2836
UC3835
UC3836
UC1835/6
250mA
|
PDF
|
UC5608
Abstract: No abstract text available
Text: UCC5618 18-Line SCSI Terminator FEATURES DESCRIPTION • Complies with SCSI, SCSI-2, SCSI-3, SPI and FAST-20 Standards The UCC5618 provides 18 lines of active termination for a SCSI Small Computers Systems Interface parallel bus. The SCSI standard recommends and Fast-20 (Ultra) requires active termination at both ends of the
|
Original
|
UCC5618
18-Line
FAST-20
UCC5618
Fast-20
400mA
650mA
UC5608
|
PDF
|
Untitled
Abstract: No abstract text available
Text: UCC5640 SLUS314C − JANUARY 2000 − REVISED JUNE 2003 LOW VOLTAGE DIFFERENTIAL LVD SCSI 9ĆLINE TERMINATOR FEATURES D First LVD only Active Terminator D Meets SCSI SPI-2 Ultra2 (Fast-40), SPI-3 Ultra3 D D DESCRIPTION The UCC5640 is an active terminator for low voltage
|
Original
|
UCC5640
SLUS314C
Fast-40)
UCC5640
UCC5640,
Fast-40
Fast-80
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN54LVT8980, SN74LVT8980 EMBEDDED TESTĆBUS CONTROLLERS IEEE STD 1149.1 JTAG TAP MASTERS WITH 8ĆBIT GENERIC HOST INTERFACES SCBS676E − DECEMBER 1996 − REVISED MARCH 2004 D D D D D D D D D D D STRB R/W D0 D1 D2 D3 GND D4 D5 D6 D7 CLKIN 1 24 2 23 3 22
|
Original
|
SN54LVT8980,
SN74LVT8980
SCBS676E
SN54LVT8980
|
PDF
|
Untitled
Abstract: No abstract text available
Text: STM32F318C8 STM32F318K8 ARM -based Cortex®-M4 32-bit MCU+FPU, 64 KB Flash, 16 KB SRAM, ADC, DAC, 3 COMP, Op-Amp, 1.8 V Datasheet - production data Features • Core: ARM 32-bit Cortex-M4 CPU with FPU 72 MHz max. , single-cycle multiplication and HW division, DSP instruction
|
Original
|
STM32F318C8
STM32F318K8
32-bit
UFQFPN32
WLCSP49
DocID026294
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN54LV74A, SN74LV74A DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS SCLS381L − AUGUST 1997 − REVISED APRIL 2005 D 2-V to 5.5-V VCC Operation D Max tpd of 8.5 ns at 5 V D Typical VOLP Output Ground Bounce SN54LV74A . . . J OR W PACKAGE SN74LV74A . . . D, DB, DGV, NS,
|
Original
|
SN54LV74A,
SN74LV74A
SCLS381L
SN54LV74A
|
PDF
|
Untitled
Abstract: No abstract text available
Text: [ /Title CD54H C74, CD74H C74, CD74H CT74 /Subject (Dual D FlipFlop with Set CD54HC74, CD74HC74, CD54HCT74, CD74HCT74 Data sheet acquired from Harris Semiconductor SCHS124D Dual D Flip-Flop with Set and Reset Positive-Edge Trigger January 1998 - Revised September 2003
|
Original
|
CD54H
CD74H
CD54HC74,
CD74HC74,
CD54HCT74,
CD74HCT74
SCHS124D
HCT74
|
PDF
|
SN74LVTH574-EP
Abstract: No abstract text available
Text: SN54LVTH574, SN74LVTH574 3.3-V ABT OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS SCBS688G − MAY 1997 − REVISED SEPTEMBER 2003 2 19 3 18 4 17 5 16 6 15 7 14 8 13 9 12 10 11 SN54LVTH574 . . . FK PACKAGE TOP VIEW VCC 1Q 2Q 3Q 4Q 5Q 6Q 7Q 8Q
|
Original
|
SN54LVTH574,
SN74LVTH574
SCBS688G
SN54LVTH574
SN74LVTH5ti
SN74LVTH574-EP
|
PDF
|
SN74AC74-EP
Abstract: No abstract text available
Text: SN54AC74, SN74AC74 DUAL POSITIVEĆEDGEĆTRIGGERED DĆTYPE FLIPĆFLOPS WITH CLEAR AND PRESET SCAS521F − AUGUST 1995 − REVISED OCTOBER 2003 D 2-V to 6-V VCC Operation D Inputs Accept Voltages to 6 V D Max tpd of 10 ns at 5 V SN54AC74 . . . J OR W PACKAGE
|
Original
|
SN54AC74,
SN74AC74
SCAS521F
SN54AC74
SN74AC74-EP
|
PDF
|
|
|
Untitled
Abstract: No abstract text available
Text: SN54ACT564, SN74ACT564 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS SCAS549B – NOVEMBER 1995 – REVISED NOVEMBER 2002 D D SN54ACT564 . . . J OR W PACKAGE SN74ACT564 . . . DB, DW, N, NS, OR PW PACKAGE TOP VIEW 4.5-V to 5.5-V VCC Operation
|
Original
|
SN54ACT564,
SN74ACT564
SCAS549B
SN54ACT564
ACT564
|
PDF
|
Untitled
Abstract: No abstract text available
Text: TPA6041A4 www.ti.com SLOS542 – AUGUST 2007 2-W STEREO AUDIO POWER AMPLIFIER WITH DirectPath STEREO HEADPHONE DRIVE AND REGULATOR FEATURES 1 • • 23 • • • • • • DESCRIPTION Microsoft™ Windows Vista™ Compliant Fully Differential Architecture and High PSRR
|
Original
|
TPA6041A4
SLOS542
85-mW,
|
PDF
|
Untitled
Abstract: No abstract text available
Text: [ /Title CD74 HC112 , CD74 HCT11 2 /Subject (Dual J-K FlipFlop with Set and Reset Nega- CD54HC112, CD74HC112, CD54HCT112, CD74HCT112 Data sheet acquired from Harris Semiconductor SCHS141H Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger March 1998 - Revised October 2003
|
Original
|
HC112
HCT11
CD54HC112,
CD74HC112,
CD54HCT112,
CD74HCT112
SCHS141H
HC112
HCT112
|
PDF
|
SN75447
Abstract: No abstract text available
Text: SN75372 DUAL MOSFET DRIVER ą ą SLLS025A − JULY 1986 • • • Dual Circuits Capable of Driving High-Capacitance Loads at High Speeds Output Supply Voltage Range up to 24 V Low Standby Power Dissipation D OR P PACKAGE TOP VIEW 1A E 2A GND description
|
Original
|
SN75372
SLLS025A
SN75372
SN75447
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN54ALS534A, SN74ALS534A, SN74AS534 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS SDAS168B – APRIL 1982 – REVISED JULY 1996 SN54ALS534A . . . J PACKAGE SN74ALS534A, SN74AS534 . . . DW OR N PACKAGE TOP VIEW 3-State Bus Driving Inverting Outputs
|
Original
|
SN54ALS534A,
SN74ALS534A,
SN74AS534
SDAS168B
SN54ALS534A
300-mil
|
PDF
|
Untitled
Abstract: No abstract text available
Text: TPA721 www.ti.com SLOS231E – NOVEMBER 1998 – REVISED JUNE 2004 700-mW MONO LOW-VOLTAGE AUDIO POWER AMPLIFIER FEATURES • • • • • • DESCRIPTION Fully Specified for 3.3-V and 5-V Operation Wide Power Supply Compatibility 2.5 V – 5.5 V Output Power for RL = 8 Ω
|
Original
|
TPA721
SLOS231E
700-mW
TPA721
250-mW
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CD74ACT297 DIGITAL PHASE-LOCKED LOOP SCHS297D – AUGUST 1998 – REVISED JUNE 2002 D D D D D D D D D D D M PACKAGE TOP VIEW Speed of Bipolar FCT, AS, and S, With Significantly Reduced Power Consumption Digital Design Avoids Analog Compensation Errors Easily Cascadable for Higher-Order Loops
|
Original
|
CD74ACT297
SCHS297D
MIL-STD-883,
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SN54ALS573C, SN54AS573A, SN74ALS573C, SN74AS573A OCTAL DĆTYPE TRANSPARENT LATCHES WITH 3ĆSTATE OUTPUTS SDAS048D − DECEMBER 1989 − REVISED JANUARY 1995 OE 1D 2D 3D 4D 5D 6D 7D 8D GND description These octal D-type transparent latches feature 3-state outputs designed specifically for driving
|
Original
|
SN54ALS573C,
SN54AS573A,
SN74ALS573C,
SN74AS573A
SDAS048D
SN54AS573A
|
PDF
|
Untitled
Abstract: No abstract text available
Text: TPA2000D2 www.ti.com SLOS291F – MARCH 2000 – REVISED MARCH 2007 2-W FILTERLESS STEREO CLASS-D AUDIO POWER AMPLIFIER • FEATURES • • • • • Modulation Scheme Optimized to Operate Without a Filter 2 W Into 3-Ω Speakers THD+N< 0.4% < 0.08% THD+N at 1 W, 1 kHz, Into 4-Ω Load
|
Original
|
TPA2000D2
SLOS291F
|
PDF
|
Untitled
Abstract: No abstract text available
Text: TM TAS5186A www.ti.com SLES156 – OCTOBER 2005 6-Channel, 210-W, Digital-Amplifier Power Stage • • • • • • • • Total Output Power @ 10% THD+N – 5x30 W @ 6 Ω + 1×60 W @ 3 Ω 105-dB SNR A-Weighted 0.07% THD+N @ 1 W Power Stage Efficiency > 90% Into
|
Original
|
TAS5186A
SLES156
105-dB
44-Pin
TAS5186A
|
PDF
|