Untitled
Abstract: No abstract text available
Text: CY7C4265 16 K x 18 Deep Sync FIFOs Functional Description Features • High speed, low power, first-in first-out FIFO memories ❐ 16 K × 18 (CY7C4265) ■ 0.5 micron CMOS for optimum speed and power ■ High speed 100 MHz operation (10 ns read/write cycle times)
|
Original
|
PDF
|
CY7C4265
CY7C4265)
|
Untitled
Abstract: No abstract text available
Text: InvenSense Inc. 1197 Borregas Ave, Sunnyvale, CA 94089 U.S.A. Tel: +1 408 988-7339 Fax: +1 (408) 988-8104 Website: www.invensense.com Document Number: PS-MPU-9150A-00 Revision: 4.3 Release Date: 9/18/2013 MPU-9150 Product Specification Revision 4.3 Proprietary and Confidential
|
Original
|
PDF
|
PS-MPU-9150A-00
MPU-9150
MPU-9150
MPU9150â
|
CY7C4255
Abstract: CY7C4265 CY7C42X5
Text: CY7C4255, CY7C4265, CY7C4265A 8K/16K x 18 Deep Sync FIFOs Features Functional Description • High Speed, Low Power, First-In First-Out FIFO Memories ❐ 8K x 18 (CY7C4255) [1] ❐ 16K x 18 (CY7C4265/4265A) ■ 0.5 Micron CMOS for Optimum Speed and Power
|
Original
|
PDF
|
CY7C4255,
CY7C4265,
CY7C4265A
8K/16K
CY7C4255)
CY7C4265/4265A)
CY7C4255
CY7C4265
CY7C42X5
|
LSM303
Abstract: LSM303D LSM303DL LPS331AP L3GD20 STEVAL-MKI124V1 LSM303DLHC LPS331 LSM303DLH
Text: STEVAL-MKI124V1 L3GD20, LSM303DLHC and LPS331AP 10-axis module designed to be plugged into a standard DIL 24 socket Data brief Features • Complete L3GD20, LSM303DLHC and LPS331AP pinout in a standard DIL 24 socket ■ Fully compatible with all other available
|
Original
|
PDF
|
STEVAL-MKI124V1
L3GD20,
LSM303DLHC
LPS331AP
10-axis
STEVAL-MKI124V1
LSM303
LSM303D
LSM303DL
L3GD20
LPS331
LSM303DLH
|
Untitled
Abstract: No abstract text available
Text: STEVAL-MKI124V1 L3GD20, LSM303DLHC and LPS331AP 10-axis module for a standard DIL24 socket Data brief Description The STEVAL-MKI124V1 is an adapter board designed to facilitate the evaluation of the L3GD20, LSM303DLHC and LPS331AP MEMS devices. The board offers an effective solution for
|
Original
|
PDF
|
STEVAL-MKI124V1
L3GD20,
LSM303DLHC
LPS331AP
10-axis
DIL24
STEVAL-MKI124V1
|
LSM303DLhc application note
Abstract: LIS3DH LSM330DLC LSM330DLC application note L3GD20 A3G4250D LSM303DLHC AN3308 LSM303DLM STEVAL-MKI124V1
Text: UM0979 User manual STEVAL-MKI109V1 and STEVAL-MKI109V2 - eMotion motherboards for MEMS adapter boards Introduction The STEVAL-MKI109V1 and STEVAL-MKI109V2 eMotion are two motherboards designed to provide the user with a complete ready-to-use platform for the demonstration of MEMS
|
Original
|
PDF
|
UM0979
STEVAL-MKI109V1
STEVAL-MKI109V2
STEVAL-MKI109V2
STM32F102RB
STM32F103RET6
LSM303DLhc application note
LIS3DH
LSM330DLC
LSM330DLC application note
L3GD20
A3G4250D
LSM303DLHC
AN3308
LSM303DLM
STEVAL-MKI124V1
|
Untitled
Abstract: No abstract text available
Text: CY7C4265 16 K x 18 Deep Sync FIFOs Features Functional Description • High speed, low power, first-in first-out FIFO memories ❐ 16 K × 18 (CY7C4265) ■ 0.5 micron CMOS for optimum speed and power ■ High speed 100 MHz operation (10 ns read/write cycle times)
|
Original
|
PDF
|
CY7C4265
CY7C4265
CY7C42X5
18-bit
|
MPU-9150A
Abstract: mpu-9250 selftest implementation
Text: InvenSense Inc. 1197 Borregas Ave, Sunnyvale, CA 94089 U.S.A. Tel: +1 408 988-7339 Fax: +1 (408) 988-8104 Website: www.invensense.com Document Number: PS-MPU-9150A-00 Revision: 4.0 Release Date: 5/14/2012 MPU-9150 Product Specification Revision 4.0 1 of 52
|
Original
|
PDF
|
PS-MPU-9150A-00
MPU-9150
MPU-9150
MPU9150â
MPU-9150A
mpu-9250 selftest implementation
|
CY7C4255
Abstract: CY7C4265 CY7C42X5
Text: CY7C4255 CY7C4265 8K/16K x 18 Deep Sync FIFOs Features • Pb-Free Packages Available Functional Description • High-speed, low-power, first-in first-out FIFO memories • 8K x 18 (CY7C4255) • 16K x 18 (CY7C4265) • 0.5 micron CMOS for optimum speed/power
|
Original
|
PDF
|
CY7C4255
CY7C4265
8K/16K
CY7C4255)
CY7C4265)
100-MHz
10-ns
CY7C4255/65
CY7C4255
CY7C4265
CY7C42X5
|
CY7C4255-10ASC
Abstract: CY7C4255 CY7C4265 CY7C42X5 CY7C4255-10AXC Precision RXi
Text: CY7C4265A, CY7C4255, CY7C4265 8K/16K x 18 Deep Sync FIFOs Features Functional Description • High speed, low power, first-in first-out FIFO memories ■ 8K x 18 (CY7C4255) ■ 16K x 18 (CY7C4265/4265A[1]) ■ 0.5 micron CMOS for optimum speed and power
|
Original
|
PDF
|
CY7C4265A,
CY7C4255,
CY7C4265
8K/16K
CY7C4255)
CY7C4265/4265A
CY7C4255-10ASC
CY7C4255
CY7C4265
CY7C42X5
CY7C4255-10AXC
Precision RXi
|
Untitled
Abstract: No abstract text available
Text: InvenSense Inc. 1197 Borregas Ave, Sunnyvale, CA 94089 U.S.A. Tel: +1 408 988-7339 Fax: +1 (408) 988-8104 Website: www.invensense.com Document Number: PS-MPU-9150A-00 Revision: 4.0 Release Date: 5/14/2012 MPU-9150 Product Specification Revision 4.0 1 of 52
|
Original
|
PDF
|
PS-MPU-9150A-00
MPU-9150
MPU-9150
MPU9150â
|
CY7C4265
Abstract: CY7C42X5
Text: CY7C4265 16 K x 18 Deep Sync FIFOs Features • High speed, low power, first-in first-out FIFO memories ❐ 16 K × 18 (CY7C4265) ■ 0.5 micron CMOS for optimum speed and power ■ High speed 100 MHz operation (10 ns read/write cycle times) ■ Low power — ICC = 45 mA
|
Original
|
PDF
|
CY7C4265
CY7C4265)
64-pin
CY7C4265
CY7C42X5
|
CY7C4255
Abstract: CY7C4265 CY7C42X5
Text: CY7C4265 16K x 18 Deep Sync FIFOs Features Functional Description • High Speed, Low Power, First-In First-Out FIFO Memories ❐ 16K x 18 (CY7C4265) ■ 0.5 Micron CMOS for Optimum Speed and Power ■ High Speed 100 MHz Operation (10 ns read/write cycle times)
|
Original
|
PDF
|
CY7C4265
CY7C4265)
CY7C4255
CY7C4265
CY7C42X5
|