SY100H602
Abstract: SY10H602
Text: • 9-bit ideal for byte-parity applications ■ Flow-through configuration ■ Extra TTL and ECL power/ground pins to minimize switching noise ■ Dual supply ■ 3.5ns max. D to Q ■ PNP TTL inputs for low loading ■ Choice of ECL compatibility: MECL 10KH 10Hxxx
|
Original
|
PDF
|
SY10H602
SY100H602
10Hxxx)
100Hxxx)
MC10H/100H602
28-pin
SY10/100H602
28-lead
SY100H602
SY10H602
|
H600
Abstract: MC100H600 MC100H600FN MC10H600 MC10H600FN
Text: MC10H600, MC100H600 9-Bit TTL to ECL Translator The MC10H/100H600 is a 9–bit, dual supply TTL to ECL translator. Devices in the Motorola 9–bit translator series utilize the 28–lead PLCC for optimal power pinning, signal flow–through and electrical performance.
|
Original
|
PDF
|
MC10H600,
MC100H600
MC10H/100H600
10HxEUROPE:
r14525
MC10H600/D
H600
MC100H600
MC100H600FN
MC10H600
MC10H600FN
|
Untitled
Abstract: No abstract text available
Text: MOTOROLA Order this document from Logic Marketing SEMICONDUCTOR TECHNICAL DATA PECL/TTLĆTTL 1:8 Clock MC10H646 Distribution Chip MC100H646 The MC10H/100H646 is a single supply, low skew translating 1:8 clock driver. Devices in the Motorola H600 translator series utilize the 28-lead
|
Original
|
PDF
|
MC10H646
MC100H646
MC10H/100H646
28-lead
MC10H646/D*
MC10H646/D
BR1333
|
Untitled
Abstract: No abstract text available
Text: ClockWorks SY10H641 SY100H641 FINAL SINGLE SUPPLY 1:9 PECL-TO-TTL FEATURES Input frequencies up to 135MHz PECL-to-TTL version of popular ECLinPS E111 Guaranteed low skew specification Latched input Differential internal design VBB output VECL for single-ended operation
|
Original
|
PDF
|
SY10H641
SY100H641
135MHz
SY10/100H641
28-lead
SY10H641JCTR
J28-1
SY100H641JC
SY100H641JCTR
|
Untitled
Abstract: No abstract text available
Text: MOTOROLA Order this document from Logic Marketing SEMICONDUCTOR TECHNICAL DATA 68030/040 MC10H640 ECL/TTL Clock Driver MC100H640 The MC10H/100H640 generates the necessary clocks for the 68030, 68040 and similar microprocessors. It is guaranteed to meet the clock
|
Original
|
PDF
|
MC10H640
MC100H640
MC10H/100H640
50MHz
MC10H640/D*
MC10H640/D
BR1333
|
Untitled
Abstract: No abstract text available
Text: SY10H603 SY100H603 FINAL 9-BIT LATCHED ECL-TO-TTL DESCRIPTION FEATURES Q8 GND Q7 BLOCK DIAGRAM Q6 PIN CONFIGURATION GND VCCT 25 24 23 22 21 20 19 Q4 26 18 Q3 27 17 D8 D7 VCCT 28 16 VCCE Q2 1 15 GND Q1 Q0 2 D6 D5 OEECL D0 D Q Q0 EN D1 D Q Q1 EN D2 D Q TOP VIEW
|
Original
|
PDF
|
SY10H603
SY100H603
SY10/100H603
28-lead
SY10H603JCTR
J28-1
SY100H603JC
SY100H603JCTR
|
Untitled
Abstract: No abstract text available
Text: SY10H601 SY100H601 FINAL 9-BIT ECL-TO-TTL WITH 3-STATE ENABLE DESCRIPTION FEATURES OEECL OETTL 25 24 23 22 21 20 19 Q4 Q3 26 18 27 17 VCCT Q2 GND Q1 28 D1 Q1 D2 Q2 D3 Q3 D4 Q4 D5 Q5 D6 Q6 D7 Q7 Q0 ECL D8 16 TOP VIEW PLCC 1 15 2 14 3 13 4 12 5 6 7 TTL 8 9 D8
|
Original
|
PDF
|
SY10H601
SY100H601
SY10H601JCTR
J28-1
SY100H601JC
SY100H601JCTR
|
Untitled
Abstract: No abstract text available
Text: S Y N E R G Y S E M IC O N D U C T O R S 7 E 9-bit Ideal for byte-parlty applications Flow-through configuration Extra TTL and ECL power/ground pins to minimize switching noise Dual supply 3.5ns max. D to Q PNP TTL inputs for low loading Choice of ECL compatibility: MECL10KH 10Hxxx
|
OCR Scan
|
PDF
|
MECL10KH
10Hxxx)
100Hxxx)
MC10H/100H602
SY10HA602
SY100HA602
28-lead
HA602
SY10HA602JC
SY100HA602JC
|
Untitled
Abstract: No abstract text available
Text: * 9-BIT LATCHED ECL-TO -TTL SYNERGY SY10H603 SY100H603 S E M IC O N D U C T O R FEATURES DESCRIPTION 9-bit ideal for byte-parity applications 3-state TTL outputs Flow-through configuration Extra TTL and ECL power/ground pins to minimize switching noise Dual supply
|
OCR Scan
|
PDF
|
SY10H603
SY100H603
200pF
10Hxxx)
100Hxxx)
MC10H/100H603
200pF
|
Untitled
Abstract: No abstract text available
Text: >0 » 9-BIT ECL-TO-TTL WITH 3-STATE ENABLE SYNERG Y SY10H601 SY100H601 SEMICONDUCTOR DESCRIPTION FEATURES 9-bit ideal for byte-parity applications 3-state TTL outputs Flow-through configuration Extra TTL and ECL power/ground pins to minimize switching noise
|
OCR Scan
|
PDF
|
SY10H601
SY100H601
200pF
10Hxxx)
100Hxxx)
SY10/100H601
28-lead
|
Untitled
Abstract: No abstract text available
Text: MOTOROLA f10T0R0LA sc logic böE » • b3b?ESE gossest ?t? «hotm SEMICONDUCTOR TECHNICAL DATA PECL/TTL-TTL 1:8 Clock Distribution Chip The MC10H/100H646 is a single supply, low skew translating 1:8 clock driver. Devices in the Motorola H600 translator series utilize the 28-lead
|
OCR Scan
|
PDF
|
f10T0R0LA
MC10H/100H646
28-lead
80MHz.
BR1333
|
Untitled
Abstract: No abstract text available
Text: MOTOROLA SEMICONDUCTOR TECHNICAL DATA 9 -B it TTL/ECL Translator The MC10H/100H600 is a 9-bit, dual supply TTL to ECL translator. Devices in the Motorola 9 -b it translator series utilize the 28-lead PLCC for optimal power pinning, signal flow-through and electrical performance.
|
OCR Scan
|
PDF
|
MC10H/100H600
28-lead
MC10H600
MC100H600
DL122
|
Untitled
Abstract: No abstract text available
Text: MOTOROLA SEMICONDUCTOR TECHNICAL DATA 68030/040 PECL-TTL C lock Driver M C 10H 640 M C 100H 640 The MC10H/100H640 generates the necessary clocks for the 68030, 68040 and similar microprocessors. It is guaranteed to meet the clock specifications required by the 68030 and 68040 in terms of part-to-part
|
OCR Scan
|
PDF
|
MC10H/100H640
50MHz
MC100H640
BR1333
MC10H640
|
Untitled
Abstract: No abstract text available
Text: Order this data sheet by MC10H680/D MOTOROLA SEMICONDUCTOR TECHNICAL DATA MC10H680 MC100H680 4-Bit Differential ECL Bus to TTL Bus Transceiver • Differential ECL Bus 25 £2 I/O Ports • High Drive TTL Bus I/O Ports • Extra TTL and ECL Power/Ground Pins to Minimize Switching Noise
|
OCR Scan
|
PDF
|
MC10H680/D
MC10H680
MC100H680
10Hxxx)
100Hxxx)
OH/100H680
|
|
|
Untitled
Abstract: No abstract text available
Text: MOTOROLA SEMICONDUCTOR TECHNICAL DATA 6 8 0 3 0 /0 4 0 PECL/TTL C lock D river M C 10H 644 M C 100H 644 The MC10H/100H644 generates the necessary clocks for the 68030, 68040 and similar microprocessors. The device is functionally equivalent to the H640, but with fewer outputs in a smaller outline 20-lead PLCC
|
OCR Scan
|
PDF
|
MC10H/100H644
20-lead
BR1333
Lj3b7255
0CH5527
|
motorola br1333
Abstract: No abstract text available
Text: MOTOROLA bfl E SEMICONDUCTOR d b3b?252 MOTOROLA TECHNICAL DATA SC 68 0 30/040 ECL/TTL C lock Driver ÜD^Sasa 33T «rioT4 LOGIC M C 10H 642 M C 100H 642 The MC10H/100H642 generates the necessary clocks for the 68030, 68040 and similar microprocessors. It is guaranteed to meet the clock
|
OCR Scan
|
PDF
|
MC10H/100H642
50MHz
b3b72S2
DCHS22fl
MC10H642
MC10/100H642
BR1333
b3b72SE
motorola br1333
|
Untitled
Abstract: No abstract text available
Text: MOTOROLA SEMICONDUCTOR TECHNICAL DATA Dual Supply ECL/TTL 1:8 C lock D river M C 10H 643 M C 100H 643 The MC10H/100H643 is a dual supply, low skew translating 1:8 clock driver. Devices in the Motorola H600 translator series utilize the 28-lead PLCC for optimal power pinning, signal flow through and electrical
|
OCR Scan
|
PDF
|
MC10H/100H643
28-lead
0CHS5214
BR1333
|
Untitled
Abstract: No abstract text available
Text: MOTOROLA SEMICONDUCTOR TECHNICAL DATA 68030/040 PECL-TTL C lock Driver M C 10H 644 M C 100H 644 The MC10H/100H644 generates the necessary clocks for the 68030, 68040 and similar microprocessors. The device is functionally equivalent to the H640, but with fewer outputs in a smaller outline 20-lead PLCC
|
OCR Scan
|
PDF
|
MC10H/100H644
20-lead
b3b725E!
BR1333
|
Untitled
Abstract: No abstract text available
Text: MC10H601 MC100H601 MOTOROLA 9-Bit ECL/TTL Translator The MC10H/100H601 is a 9-bit, dual supply ECL to TTL translator. Devices in the Motorola 9-bit translator series utilize the 28-lead PLCC for optimal power pinning, signal flow-through and electrical performance.
|
OCR Scan
|
PDF
|
MC10H601
MC100H601
MC10H/100H601
28-lead
|
Untitled
Abstract: No abstract text available
Text: MC10H643 MC100H643 MOTOROLA Dual Supply ECL/TTL 1:8 Clock Driver DUAL SUPPLY E C L/T TL 1:8 CLOCK DRIVER The MC1 OH/100H643 is a dual supply, low skew translating 1:8 clock driver. Devices in the Motorola H600 translator series utilize the 28-lead PLCC for optimal power pinning,
|
OCR Scan
|
PDF
|
MC10H643
MC100H643
OH/100H643
28-lead
|
Untitled
Abstract: No abstract text available
Text: * SINGLE SUPPLY 1:9 SYNERGY PECL-TO-TTL Clockworks S Y lÌoH 64ÌÌ SEMICONDUCTOR FEATURES DESCRIPTION New design - replaces SY10/100H641 PECL-to-TTL version of popular ECLinPS E111 Guaranteed low skew specification Latch Differential internal design I V b b output lor single-ended operation
|
OCR Scan
|
PDF
|
SY10/100H641
10Hxxx)
SY10/100H641A
28-lead
SY10H641A
SY100H641A
J28-1
SY100H641AJC
SY100H641AJCTR
|
Untitled
Abstract: No abstract text available
Text: SINGLE SUPPLY 1:9 SYNERGY Clockworks p e c l-to -ttl SEMICONDUCTOR DESCRIPTION FEATURES New design - replaces SY10/100H641 I PECL-to-TTL version of popular ECLinPS E111 I Guaranteed low skew specification I Latch T h e S Y 1 0 /1 0 0 H 6 4 1 A a re s in g le s u p p ly , lo w s k e w
|
OCR Scan
|
PDF
|
SY10/100H641
TD013Ã
SY10H641A
SY100H641A
SY10H641AJC
J28-1
SY100H641
SY100H641AJC
|
Untitled
Abstract: No abstract text available
Text: * 9-BIT TTL-TO-ECL WITH TTL, ECL ENABLE SYNERGY SY10H600 SY100H600 SEMICONDUCTOR FEATURES DESCRIPTION • 9-bit ideal for byte-parity applications ■ Flow-through configuration ■ Extra TTL and ECL power/ground pins to minimize switching noise ■ ECL and TTL enable inputs
|
OCR Scan
|
PDF
|
SY10H600
SY100H600
SY10/100H600
28-lead
SY10H600JC
J28-1
SY10H600JCTR
SY100H600JC
|
Untitled
Abstract: No abstract text available
Text: SYNERGY SEMI CO NDUC TO R « 57E D • TQQiaöl 000G37S 754 SINGLE SUPPLY PECL-TTL 1:9 CLOCK DRIVER SYNERGY SEMICONDUCTOR AD VAN CE INFORMATION SY10H641 SY100H641 - r - S Z - 19 FEA TU R ES DESCRIPTION ■ P E C L -T T L version of popular ECLInPS E111 ■ Low skew
|
OCR Scan
|
PDF
|
000G37S
SY10H641
SY100H641
10Hxxx)
MC10H641/100H641
SY10H641
SY100H641
SY10H641ZC
|