Untitled
Abstract: No abstract text available
Text: > 4M DEVICE SPECIFICATION C C S O N E T /S D H /A T M O C -3 /O C -1 2 T R A N S C E IV E R FEATURES GENERAL DESCRIPTION • Complies with ANSI, Bellcore, and ITU-T specifications • Jitter generation better than ITU-T requirements • On-chip high-frequency PLL for clock
|
OCR Scan
|
PDF
|
S3028B
OC-12)
OC-12
S3028B
S3028
|
P1N5
Abstract: T12xx
Text: DEVICE SPECIFICATION S O N E T/SD H /ATM OC-12 TR AN SM ITTER AN D RECEIVER FEATURES • Complies with ANSI, Bellcore, and ITU-T specifications • On-chip high-frequency PLL for clock generation and clock recovery • Supports 622.08 Mbit/s OC-12/STM-4
|
OCR Scan
|
PDF
|
OC-12
S3017/S3018
OC-12/STM-4)
S3017/S3018
SONETOC-12
3017/S
w/DW0045-28
w/DW0045-29
P1N5
T12xx
|
T12xx
Abstract: CC 93-04 ES3017
Text: DEVICE SPECIFICATION SONET/SDH/ATM OC-12 TRANSMIT TER AND RECEIVER FEATURES • Complies with ANSI, Bellcore, and ITU-T specifications • On-chip high-frequency PLL for dock generationand dock recovery • Supports 622.08 Mbit/s OC-12/STM-4 • Reference frequency of 77.76 MHz
|
OCR Scan
|
PDF
|
OC-12
OC-12/STM-4)
S3017/S3018
OC-12
T12xx
CC 93-04
ES3017
|
Untitled
Abstract: No abstract text available
Text: PRELIMINARY DEVICE SPECIFICATION > 4 M C SONET/SDH/ATM OC-12 QUAD TRANSCEIVER FEATURES • Complies with ANSI, Bellcore, and ITU-T specifications • Supports 622.08 Mbps OC-12 • Quad transmitter incorporating phase-locked loop (PLL) clock synthesis from low speed
|
OCR Scan
|
PDF
|
OC-12
S3038
OC-12)
S3038
OC-12
08ify,
|