micrel sy55852
Abstract: SY55852
Text: RELIABILITY REPORT DATE: 6/3/04 QUALITY ENG : DANA TRINH PURPOSE: Qualify HL BASE ARRAY QUAL VEHICLES PACKAGE TYPE : ASSEMBLY LOCATION D/C # LOT # FAB # ARRAY PROCESS SY55851 10L MSOP UNISEM 243B B206003M09 MICREL HL ASSET 1 SY55854 10L MSOP EPAD UNISEM 04SE
|
Original
|
SY55851
B206003M09
SY55854
B956IB1
SY888923
2B33002M15
SY55852
SY55853
micrel sy55852
SY55852
|
PDF
|
Diode smd f6
Abstract: No abstract text available
Text: MITSUBISHI LSIs M5M51R16AWG -10L, -12L, -15L, -10H, -12H, -15H 1048576-BIT 65536-WORD BY 16-BIT CMOS STATIC RAM PIN CONFIGURATION (TOP VIEW) DESCRIPTION The M5M51R16AWG is a 1048576-bit CMOS static RAM organized as 65536 words by 16-bits, which are fabricated using
|
Original
|
M5M51R16AWG
1048576-BIT
65536-WORD
16-BIT
16-bits,
48-pin
Diode smd f6
|
PDF
|
Untitled
Abstract: No abstract text available
Text: *57 SGS-THOMSON TYPE S TD 6N 10L STD6N10L m N - CHANNEL ENHANCEMENT MODE LOW THRESHOLD POWER MOS TRANSISTOR V dss R DS on Id 100 V < 0 .4 5 Ü 6 A • • . . ■ . . ■ TYPICAL RDS(on) = 0.4 Cl AVALANCHE RUGGED TECHNOLOGY 100% AVALANCHE TESTED REPETITIVE AVALANCHE DATA AT 100°C
|
OCR Scan
|
STD6N10L
O-251)
O-252)
O-251
O-252
|
PDF
|
Untitled
Abstract: No abstract text available
Text: b2E D MOSEL-VITELIC MOSEL-VITELIC • 33533^1 0 0 0 2 D 7 3 SST « M O V I V53C405 1 M X 4 B IT 4 CAS CMOS DYNAMIC RAM HIGH PERFORMANCE V53C405 Max. RAS Access Time, (tRAn ADVANCED INFORMATION 60/60L 70/70L 80/80L 10/10L 100 ns 60 ns 70 ns 80 ns Max. Column Address Access Time, (tnAA)
|
OCR Scan
|
V53C405
60/60L
70/70L
80/80L
10/10L
V53C405L
60ation
V53C405
V53C405L
|
PDF
|
YM 3533
Abstract: No abstract text available
Text: bEE D MOSEL-VITELIC MOSEL-VITELIC • b3533^1 Q0QS3MS 7Ô3 ■ M O V I V400J8/9 4M X 8, 4M X 9 B IT FA ST PAGE MODE CMOS DYNAMIC RAM M EM ORY MODULE HIGH PERFORMANCE, LO W POWER HIGH PERFORMANCE V400J8/9 PRELIMINARY 70/70L 80/80L 10/10L 70 ns 80 ns 100 ns
|
OCR Scan
|
b3533
V400J8/9
70/70L
V400J8/9
80/80L
10/10L
V400J8/9L
V400J8/9-80
YM 3533
|
PDF
|
Q001
Abstract: DHR48 V53C464
Text: bSE M O SEL-VITELIC T> m b 3 S 3 3 T l Ü G Q lflM b b T l V53C464A FAMILY HIGH PERFORMANCE; LOW POWER 64K X 4 BIT FAST PAGE MODE CMOS DYNAMIC RAM 60/60L 70/70L 80/80L 10/10L Max. RAS Access Time, tRAC 60 ns 70 ns 80 ns 100 ns Max. Column Address Access Time, (tCAA)
|
OCR Scan
|
b3S33Tl
V53C464A
60/60L
70/70L
80/80L
10/10L
115ns
V53C464AL
V53C464A-10
Q001
DHR48
V53C464
|
PDF
|
K2100
Abstract: STD6N10L
Text: S G S - T H O M S O N ¿ 5 S T D 6N 1 0 L ¡m e ra « 7 N - CHANNEL ENHANCEMENT MODE LOW THRESHOLD POWER MOS TRANSISTOR TYP E S TD 6N 10L V dss RDS on Id 100 V < 0.4 5 C l 6 A • . ■ . . . ■ . TYPICAL RDS(on) = 0.4 Q. AVALANCHE RUGGED TECHNOLOGY
|
OCR Scan
|
STD6N10L
O-251)
O-252)
STD6N10L
O-252
0068772-B
K2100
|
PDF
|
Untitled
Abstract: No abstract text available
Text: bSE ]> m o s e l -vi tel ic MOSEL- VITELIC • bBSBBTl DGQnñS V53C664 6 4 K x 16 B IT F A S T P A G E M O D E B Y T E W R ITE C M O S D Y N A M IC R A M V53C664 P R E L IM IN A R Y 80/80L 10/10L Max. RAS Access Time, tRAn 80 ns 100 ns Max. Column Address Access Time, (tr s 4)
|
OCR Scan
|
V53C664
80/80L
10/10L
V53C664L
16-bit
V53C664K10
|
PDF
|
m5m5256
Abstract: No abstract text available
Text: MITSUBISHI LS Is b24Tfl2S DDSMSn 14T • MIT1 M5M5256BVP,RV-70L,-85L,-10L,-12L,-15L, -70LL,-85LL,-10LL,-12LL,-15LL 262144-BIT 32768-WORD BY 8-BIT CMOS STATIC RAM DESCRIPTION The M 5M 5256B VP , RV are 26 2 1 4 4 -b it CMOS static RAMs organized as 32768-w ords by 8-bit. They are fabricated using
|
OCR Scan
|
b24Tfl2S
M5M5256BVP
RV-70L
-70LL
-85LL
-10LL
-12LL
-15LL
262144-BIT
32768-WORD
m5m5256
|
PDF
|
Untitled
Abstract: No abstract text available
Text: • b24Tfl2S 0 0 2 4 2 1 4 bb? ■ M I T I M 5 M MITSUBISHILSIs 5 2 5 6 B P ,F P ,K P - 7 0 ,- 8 5 ,- 1 0 ,- 1 2 ,-1 5 ,- 7 0 L ,- 8 5 L , - 1 0 L ,- 1 2 L ,- 1 5 L ,- 7 0 L L ,- 8 5 L L ,- 1 0 L L ,- 1 2 L L ,- 1 5 L L 262144-BIT 32768-WORD BY 8-BIT CMOS STATIC RAM
|
OCR Scan
|
b24Tfl2S
262144-BIT
32768-WORD
M5M5256BP,
262144-bit
32768-words
|
PDF
|
M51008P
Abstract: M5M51008P
Text: L IE D b24^fl25 D O IIIB ? • M IT I MITSUBISHI LSIs M5M51008P,FP-70,-85,-10,-12,-70L,-85L, •101,-12L,-7011,-8511,-1011,-1211 1048576-BIT 1 31072-WORD BY 8-BIT CMOS STATIC RAM MITSUBISHI DESCRIPTION (MEMORY/ASIC) The M 5M 51008P, FP are 1,048,576-bit CMOS static RAM
|
OCR Scan
|
M5M51008P
FP-70
1048576-BIT
31072-WORD
51008P,
576-bit
M51008P
|
PDF
|
TC55257BPI-10L
Abstract: No abstract text available
Text: 32,768 W O R D S x 8 B IT S T A T I C R A M PRELIMINARY D ESC RIPT IO N The TC55257BPI is 262,144 bit static ramdom access memory organized as 32,768 words by 8 bits using CMOS technology, and operated from a single 5V supply. Advanced circuit techniques provide
|
OCR Scan
|
TC55257BPI
100ns.
TC55257BPI
TC55257BFI
TC55257BSPI
DIP28
TC55257BPIâ
TC55257BPI-10L
|
PDF
|
TC551001
Abstract: No abstract text available
Text: TOSHIBA TC551001 BPI/BFI/BFTI/BTRI/BSTI/BSRI-85L,-10L TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS 131,072-WORD BY 8-BIT STATIC RAM DESCRIPTION The TC551001BPI/BFI/BFTI/BTRI/BSTI/BSRI is a 1,048 576-bit static random access memory SRAM organized as 131,072 words by 8 bits. Fabricated using Toshiba’s CMOS Silicon gate process technology, this
|
OCR Scan
|
TC551001
BPI/BFI/BFTI/BTRI/BSTI/BSRI-85L
072-WORD
TC551001BPI/BFI/BFTI/BTRI/BSTI/BSRI
576-bit
32-P-0820-0
|
PDF
|
Untitled
Abstract: No abstract text available
Text: blE » • b24 T Ô2 5 0 Q 2 G b T 3 TSfl ■ MITl MITSUBISHI LSIs MH2M08TNA-85L,-10L,-12L,-15L/ MH2M08TNA-85H,-10H,-12H,-15H 1 6 7 7 7 2 1 6 -B IT 2 0 9 7 1 5 2 -W O R D BY 8 -B IT C M 0S STATIC RAM MITSUBISHI ( M E M OR Y/ AS IC ) DESCRIPTION T h e M H 2 M 0 8 T N A is a 1 6 7 7 7 2 1 6 bits C M O S s ta tic R A M
|
OCR Scan
|
MH2M08TNA-85L
-15L/
MH2M08TNA-85H
|
PDF
|
|
|
5m44256
Abstract: 44256BP
Text: MITSUBISHI LSIs M5M44256BP,J,L,VP,RV-7L,-8L,-10L FAST PAGE MODE 1048S76-BIT 262144-W 0RD BY 4-BIT DYNAMIC RAM DESCRIPTION This is a family o f 262144-word by 4-bit dynamic RAMs, fabricated w ith the high performance CMOS process, and is ideal for large-capacity memory systems where high
|
OCR Scan
|
M5M44256BP
1048S76-BIT
62144-W
262144-word
0G2SD71
44256BP,
1048576-BIT
b24Tfi2S
GG25072
5m44256
44256BP
|
PDF
|
8L-10L
Abstract: No abstract text available
Text: MITSUBISHI LSIs SDRAM Rev.1.3 Mar'98 M5M4V64S40ATP-8A,-8L,-8, -10L, -10 64M (4-BANK x 1048576-WORD x 16-BIT) Synchronous DRAM Some of contents are subject to change without notice. PIN CONFIGURATION (TOP VIEW) DESCRIPTION The M5M4V64S40ATP is a 4-bank x 1048576-word x 16-bit
|
OCR Scan
|
M5M4V64S40ATP-8A
1048576-WORD
16-BIT)
M5M4V64S40ATP
16-bit
125MHz,
51ndersea
8L-10L
|
PDF
|
8L-10L
Abstract: No abstract text available
Text: MITSUBISHI LSIs SDRAM Rev.1.3 Mar98 M5M4V64S20ATP-8A,-8L,-8, -10L, -10 64M (4-BANK x 4194304-WQRD x 4-BIT) Synchronous DRAM Some of contents are subject to change without notice. PIN CONFIGURATION (TOP VIEW) DESCRIPTION The M5M4V64S20ATP is a 4-bank x 4194304-word x 4-bit
|
OCR Scan
|
Mar98
M5M4V64S20ATP-8A
4194304-WQRD
M5M4V64S20ATP
4194304-word
125MHz,
8L-10L
|
PDF
|
8L-10L
Abstract: No abstract text available
Text: MITSUBISHI LSIs ^-, ._ SDRAM Rev.1.3 Mar'98 M5M4V64S30ATP-8A,-8L,-8, -10L, -10 64M (4-BANK x 2097152-WORD x 8-BIT) Synchronous DRAM Some of contents are subject to change without notice. PIN CONFIGURATION (TOP VIEW) DESCRIPTION The M5M4V64S30ATP is a 4-bank x 2097152-word x 8-bit
|
OCR Scan
|
M5M4V64S30ATP-8A
2097152-WORD
M5M4V64S30ATP
125MHz,
8L-10L
|
PDF
|
5m41000
Abstract: No abstract text available
Text: MITSUBISHI LSIs M5M41000BP,J,L,VP,RV-7L,-8L,-10L FAST PAGE MODE 1 0 4 8 5 7 6 -B IT 1 0 4 8 5 7 6 -W 0 R D BY 1-BIT DYNAMIC RAM DESCRIPTION This is a fam ily o f 1048576-w ord by 1-bit dynam ic RAMs, PIN CONFIGURATION (TOP VIEW) fabricated w ith the high performance CMOS process, and
|
OCR Scan
|
M5M41000BP
1048576-w
00E5G04
002500S
5m41000
|
PDF
|
Untitled
Abstract: No abstract text available
Text: bSMTÔES aaSME^â flbb • M I T I MITSUBISHILSIs M5M5408P, FP,TP,RT-55,-70,-85,-10,-55L,-70L,-85L,-1 OL, -55LL,-70LL,-85LL,-1 OLL 4194304-BIT 524288-WOBD BY 8-BIT CMOS STATIC RAM p f i 1W» *" al hW'>» N0"fpa«t"6t" Soff'6 DESCRIPTION The M5M5408 is 4194304-bit CMOS static RAM organized
|
OCR Scan
|
M5M5408P,
RT-55
-55LL
-70LL
-85LL
4194304-BIT
524288-WOBD
M5M5408
4194304-bit
524288-words
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MITSUBISHI LS Is M5M5408P,FP,TP,RT-55L,-70L,-10L, -55LL,-70LL,-1 OLL 4194304-BIT 524288-WORD BY 8-BIT CMOS STATIC RAM DESCRIPTION The M5M5408 is 4194304-bit CMOS static RAM organized as 524288-words by 8-bit, fabricated using high-performance quadruple-polysilicon and double metal CMOS technology.
|
OCR Scan
|
M5M5408P
RT-55L
-55LL
-70LL
4194304-BIT
524288-WORD
M5M5408
4194304-bit
524288-words
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MITSUBISHI LSIs M5M51008BP,FP,VP,RV-55L, -70L, -10L, -55LL,-70LL,-1 OLL 1048576-BIT 131Q72-WOR D BY 8-BIT CMOS STATIC RAM DESCRIPTION The M5M51008BP,FP,VP,RV are a 1048576-bit CMOS static PIN CONFIGURATION (TOP VIEW) • V RAM organized as 131072-word by 8-bit which are fabricated
|
OCR Scan
|
M5M51008BP
RV-55L,
-55LL
-70LL
1048576-BIT
131Q72-WOR
131072-word
M5M51008BVP
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MITSUBISHI LS Is M5M5255BP,FP,KP-70,-85,-10,-12,-70L,-85L, -10L,-12L,-70LL,-85LL,-10LL,-12LL 262144-BIT 32768-WORD BY 8-BIT CMOS STATIC RAM DESCRIPTION The M5M5255BP, FP, KP is a 262144-bit CMOS static FiAM organized as 32768-words by 8-bits which is fabricated using
|
OCR Scan
|
M5M5255BP
KP-70
-70LL
-85LL
-10LL
-12LL
262144-BIT
32768-WORD
M5M5255BP,
262144-bit
|
PDF
|
Untitled
Abstract: No abstract text available
Text: blE J> m b E MT ÛE S Q O l T BT b 443 • n i T l I MITSUBISHI LSIs M5M44100AWJ,J,L,TP,RT-6L,-7L,-8L,-10L MITSUBISHI I M EM OR Y/ AS IC FAST PAGE MODE 4 1 9 4 3 0 4 -B IT (4 1 9 4 3 0 4 -W O R D BY 1-BIT)DYNAMIC RAM DESCRIPTION PIN CONFIGURATION (TOP VIEW)
|
OCR Scan
|
M5M44100AWJ
|
PDF
|